



Digital Electronics Education and Design Suite



User Manual (Feb 2004)

Edited by Giuliano Donzellini and Domenico Ponta



Exegi monumentum aere perennius regalique situ pyramidum altius quod non imber edax, non Aquilo impotens possit diruere, aut innumerabilis annorum series et fuga temporum.

Quinto Orazio Flacco

Deeds - Digital Electronics Education and Design Suite User Manual

Index

Preface	P. 8
Introduction	P. 9
Deeds as a learning environment for digital electronics	P. 10
How to use Deeds to teach theory	P. 10
How to use Deeds to solve exercises	P. 10
How to use Deeds to learn to design electronic systems	P. 11
The Deeds simulation tools	P. 12
Deeds: The Main Browser	P. 13
Deeds: Main browser Menu	P. 16
Deeds: The Assistant Browser (d-AsT)	P. 22
Deeds: The Assistant Browser Menu	P. 23
Deeds: The Digital Circuit Simulator d-DcS	P. 25
Introduction	P. 26
A simple example	P. 27
A simple example of interaction between Deeds browsers and d-DcS	P. 30
d-DcS: Menu Commands	P. 35
Deeds: Finite State Machine Simulator d-FsM Introduction Finite State Machines FSM description languages: ASM charts <i>State Block</i> <i>Decision Block</i> <i>Conditional Output Block</i> ASM Charts & State Diagrams FSM description languages: state transition table FSM description languages: hardware description language Learning FSM: methods and problems Reusing FSM component: they can be imported in d-DcS A simple example A simple example of interaction between Deeds browsers and d-FsM The timing diagram window d-FsM: Menu Commands	P. 48 P. 49 P. 50 P. 50 <i>P. 51</i> <i>P. 51</i> <i>P. 51</i> P. 53 P. 53 P. 55 P. 55 P. 56 P. 60 P. 67 P. 68
Deeds: The Micro Computer Emulator d-McE	P. 77
Introduction	P. 78
A simple example	P. 80
A simple example of interaction between Deeds browsers and d-McE	P. 84
d-McE: Menu Commands	P. 91

DMC8 Instruction Set	P. 100
Load Instructions (8 bits)	P. 100
Load Instructions (16 bits) (first section)	P. 101
Load Instructions (16 bits) (second section)	P. 102
Arithmetic and Logic Instructions (8 bits)	P. 103
Arithmetic Instructions (16 bits)	P. 104
CPU Control Instructions	P. 104
Jump Instructions	P. 105
Call and Return Instructions	P. 105
Rotate and Shift Instructions	P. 106
Bit Handling Instructions	P. 107
Input and Output Instructions	P. 107
DMC8 Instructions (in alfabetical order)	P. 108
DMC8 Instructions (in numerical order)	P. 112
Appendix: Deeds historical version notes	P. 116

Index of Figures

Fig. 1: An example of laboratory report displayed in the main browser of Deeds	11
Fig. 2: The Deeds environment: the main and assistant browsers (on top left), and the three	12
Simulation Tools: the Digital Circuit Simulator (on top right), the Finite State Machine Simulator	
(on bottom left) and the Micro Computer Emulator (on bottom right).	
Fig. 3: The main browser of Deeds, showing the HTML page that allows to connect to the Deeds web site and to the 'on-line' learning materials.	13
Fig. 4: The main browser, connected to the 'Sreen Shots' page of the Deeds web site.	14
Fig. 5: The download page in the Deeds web site.	14
Fig. 6: the learning material page (available in the Deeds web site), opened in the main	15
browser.	
Fig. 7: The main browser "File" menu.	16
Fig. 8: The Open Page dialog window.	16
Fig. 9: The main browser "Run" menu.	18
Fig. 10: The main browser "Tools" menu.	19
Fig. 11: The main browser "Options" menu.	20
Fig. 12: The main browser "Help" menu.	21
Fig. 13: The Assistant opened aside of the main browser, showing a page with a problem	22
assignment.	00
Fig. 14: The Assistant main menu, appended to the tooldar.	23
Fig. 16: The circuit editor of the Digital Circuit Simulator (0-DCS).	20
Fig. 17a. The drawing phase of the work: the connection of components, using wires.	27
Fig. 17b. The next phase of the work, the user switches the Inputs and the circuit shows changes on	21
the Outputs	20
Fig. 18: The Timing Diagram simulation window	28
Fig. 19: The timing simulation results, displayed in the Timing Diagram window	29
Fig. 20: A list of laboratory assignments, opened in the Deeds main browser.	30
Fig. 21: The specific laboratory assignment, opened in the Assistant browser.	31
Fig. 22: The Digital Circuit Simulator, opened by a click on the web page. The circuit template	32
has been automatically downloaded from the courseware site.	-
Fig. 23: The timing simulation of the circuit, once completed by the student.	32
Fig. 24: The student can download the report template to speed up its compilation and	33
delivering.	
Fig. 25: The report template for this laboratory assignment.	34
Fig. 26a: The d-DcS "File" menu.	35
Fig. 26b: The Paper Setup dialog window.	36
Fig. 27: The d-DcS "Edit" menu.	37
Fig. 28: The d-DcS "View" menu.	38
Fig. 29: The d-DcS "Tools" menu.	39
Fig. 30: The d-DcS "Circuit" menu.	40
Fig. 31: The d-DcS "Simulation" menu.	44
Fig. 32: The d-DcS Deeds menu.	45
Fig. 34: The d DeS "Heln" menu	40 47
Fig. 35: The ASM editor of the Finite State Machine Simulator (d FeM)	47
Fig. 36: The ASM editor of the Finite State Machine Simulator (d-FSM).	49 50
Fig. 37: A simple Algorithmic State Machine (ASM) diagram	50
Fig. 38a: State Block	51
Fig. 38b' Decision Block	51
Fig. 38c: Conditional Output Block	51
Fig. 39a: The State Diagram representation of a SR flip-flop.	51
Fig. 39b: The ASM Chart representation of a SR flip-flop.	52
Fig. 40a: ASM chart and State diagram representing the same algorithm: the FSM waits in the	52
state 'a' until the x input goes to one.	
Fig. 40b: Another example of ASM chart and State diagram representing the same algorithm.	53
Fig. 41: The state transition table of the example above, as generated by the d-FsM.	53
Fig. 42: The VHDL equivalent of the ASM diagram in Fig. 37, as generated by the d-FsM.	54

Page #

Fig. 43: In this example, a component, designed with the d-FsM, has been imported in the	55
Fig. 44a: The student inserts state blocks, setting their properties.	56
Fig. 44b: The student inserts conditional blocks, setting their properties.	56
Fig. 44c: The student inserts logical path (the green lines, no property needs to be set). Note	57
that the line arrows are automatically added.	
Fig. 45: The simulation results for the edge detector described above.	57 58
symbol on the right	50
Fig. 47: Two instances of the component are connected in a circuit composed of standard gates.	58
in the d-DcS.	
Fig. 48: Timing simulation of the previous network, obtained with the d-DcS.	59
Fig. 49: A list of laboratory assignments, with use of d-FsM, opened in the Deeds main browser.	60
Fig. 50a: The specific laboratory assignment, opened in the Assistant browser (first page).	61
Fig. 50D. The specific laboratory assignment, opened in the Assistant browser (second page).	62 62
Fig. 52a b c: The three pages of the Input/Output dialog window used to define inputs outputs	63
and state variables .	
Fig. 53: The property window, displaying the properties of the 'a' state.	63
Fig. 54: The property window, displaying the properties of a condition block.	64
Fig. 55: The finished ASM diagram, and its timing simulation, in the d-FsM.	64
Fig. 56: The finished d-DCS schematic, and the timing simulation of the component, in the d-	65
Fig. 57: Also in this case, the student will download the report template to speed up its	66
compilation and delivering.	00
Fig. 58: The report template for this laboratory assignment assignment.	66
Fig. 59: The Timing Diagram window of the d-FsM.	67
Fig. 60: The ASM Table window.	67
Fig. 61: The d-FsM "File" menu.	68
Fig. 62: The VHDL code Window.	69 60
Fig. 64: The d-FsM "Edit" menu	71
Fig. 65: The three pages of the Input/Output dialog window, used to define inputs, outputs and	71
state variables .	
Fig. 66: The d-FsM "View" menu.	72
Fig. 67: The four pages of Property Window, used to define properties of state, conditional and	72
Conditional output blocks.	72
Fig. 69: The d-FsM "Window" menu	73
Fig. 70: The d-FsM "Deeds" menu.	75
Fig. 71: The d-FsM	76
Fig. 72: The assembler code editor of the Micro Computer Emulator (d-McE).	78
Fig. 73: The assembler-level debugger of the Micro Computer Emulator.	79
Fig. 74: The emulated board, as represented in the Micro Computer Emulator.	79
Fig. 75: The colling phase of an assembly program, in the o-Nice.	80 81
Fig. 77: An example of the 'on line' instruction set documentation: the Arithmetic and Logic	81
instructions.	01
Fig. 78: Another example of the 'on line' instruction set documentation: the Shift and Rotate	82
instructions.	
Fig. 79: The Assembler module reports an error in the source code.	82
Fig. 80: The Debugger module shows the program under test, the memory, the CPU registers,	83
Fig. 81: A list of laboratory assignments, opened in the Deeds main browser	84
Fig. 82a: The specific laboratory assignment, opened in the Assistant browser (first part).	85
Fig. 82b: The specific laboratory assignment, opened in the Assistant browser (second part).	86
Fig. 83: The Micro Computer Emulator, opened by a click on the web page. The editor shows	87
the trace of the solution, automatically downloaded from the courseware site.	
Fig. 84: The program under test in the interactive debugger of the d-McE: a Warning has be sent	88
IU IIIE USEL. Fig. 85: Port addresses can be modified in the "I/O Ports Address Deceding" dialog window.	20
Fig. 86: Port addresses can be modified by a mouse click on the simulated 'on board' din	89
	6

Fig. 87: The student can download the report template to speed up its compilation and89delivering.Fig. 88: The simple template provided on the web page, that the student can download.90Fig. 89: A partial view of a 'final' student report.90Fig. 90: The d-MCE "File" menu.91Fig. 91: The d-MCE "Edit" menu.93Fig. 92: The d-MCE "Project" menu.94Fig. 93: The "Source Info" dialog window.94Fig. 94: The "I/O Ports Address Decoding" dialog window.94Fig. 95: The d-MCE "Deeds" menu.95Fig. 96: The d-MCE "Deeds" menu.96Fig. 97: The d-MCE "Options" menu.97Fig. 98: The d-MCE "View" menu.98Fig. 99: The Symbol Table window. (Compact View or Extended View).98Fig. 100: The d-MCE "Help" menu.99	switches.	
delivering.Fig. 88: The simple template provided on the web page, that the student can download.90Fig. 89: A partial view of a 'final' student report.90Fig. 90: The d-McE "File" menu.91Fig. 91: The d-McE "Edit" menu.93Fig. 92: The d-McE "Project" menu.94Fig. 93: The "Source Info" dialog window.94Fig. 94: The "I/O Ports Address Decoding" dialog window.94Fig. 95: The d-McE "Emulation" menu.95Fig. 96: The d-McE "Deeds" menu.96Fig. 97: The d-McE "Options" menu.97Fig. 98: The d-McE "View" menu.98Fig. 99: The Symbol Table window. (Compact View or Extended View).98Fig. 100: The d-McE "Help" menu.99	Fig. 87: The student can download the report template to speed up its compilation and	89
Fig. 88: The simple template provided on the web page, that the student can download.90Fig. 89: A partial view of a 'final' student report.90Fig. 90: The d-McE "File" menu.91Fig. 91: The d-McE "Edit" menu.93Fig. 92: The d-McE "Project" menu.93Fig. 93: The "Source Info" dialog window.94Fig. 94: The "I/O Ports Address Decoding" dialog window.94Fig. 95: The d-McE "Emulation" menu.95Fig. 96: The d-McE "Deeds" menu.95Fig. 97: The d-McE "Options" menu.96Fig. 97: The d-McE "Options" menu.97Fig. 98: The d-McE "View" menu.98Fig. 99: The Symbol Table window. (Compact View or Extended View).98Fig. 100: The d-McE "Help" menu.99	delivering.	
Fig. 89: A partial view of a 'final' student report.90Fig. 90: The d-McE "File" menu.91Fig. 91: The d-McE "Edit" menu.93Fig. 92: The d-McE "Project" menu.94Fig. 93: The "Source Info" dialog window.94Fig. 94: The "I/O Ports Address Decoding" dialog window.94Fig. 95: The d-McE "Emulation" menu.95Fig. 96: The d-McE "Deeds" menu.95Fig. 97: The d-McE "Options" menu.97Fig. 98: The d-McE "View" menu.98Fig. 99: The Symbol Table window. (Compact View or Extended View).98Fig. 100: The d-McE "Help" menu.99	Fig. 88: The simple template provided on the web page, that the student can download.	90
Fig. 90: The d-McE "File" menu.91Fig. 91: The d-McE "Edit" menu.93Fig. 92: The d-McE "Project" menu.94Fig. 93: The "Source Info" dialog window.94Fig. 94: The "I/O Ports Address Decoding" dialog window.94Fig. 95: The d-McE "Emulation" menu.95Fig. 96: The d-McE "Deeds" menu.95Fig. 97: The d-McE "Options" menu.96Fig. 97: The d-McE "Options" menu.97Fig. 98: The d-McE "View" menu.98Fig. 99: The Symbol Table window. (Compact View or Extended View).98Fig. 100: The d-McE "Help" menu.99	Fig. 89: A partial view of a 'final' student report.	90
Fig. 91: The d-McE "Edit" menu.93Fig. 92: The d-McE "Project" menu.94Fig. 93: The "Source Info" dialog window.94Fig. 93: The "I/O Ports Address Decoding" dialog window.94Fig. 95: The d-McE "Emulation" menu.95Fig. 96: The d-McE "Deeds" menu.95Fig. 97: The d-McE "Options" menu.97Fig. 98: The d-McE "View" menu.98Fig. 99: The Symbol Table window. (Compact View or Extended View).98Fig. 100: The d-McE "Help" menu.99	Fig. 90: The d-McE "File" menu.	91
Fig. 92: The d-McE "Project" menu.94Fig. 93: The "Source Info" dialog window.94Fig. 94: The "I/O Ports Address Decoding" dialog window.94Fig. 95: The d-McE "Emulation" menu.95Fig. 96: The d-McE "Deeds" menu.96Fig. 97: The d-McE "Options" menu.97Fig. 98: The d-McE "View" menu.98Fig. 99: The Symbol Table window. (Compact View or Extended View).98Fig. 100: The d-McE "Help" menu.99	Fig. 91: The d-McE "Edit" menu.	93
Fig. 93: The "Source Info" dialog window.94Fig. 94: The "I/O Ports Address Decoding" dialog window.94Fig. 95: The d-McE "Emulation" menu.95Fig. 96: The d-McE "Deeds" menu.96Fig. 97: The d-McE "Options" menu.97Fig. 98: The d-McE "View" menu.98Fig. 99: The Symbol Table window. (Compact View or Extended View).98Fig. 100: The d-McE "Help" menu.99	Fig. 92: The d-McE "Project" menu.	94
Fig. 94: The "I/O Ports Address Decoding" dialog window.94Fig. 95: The d-McE "Emulation" menu.95Fig. 96: The d-McE "Deeds" menu.96Fig. 97: The d-McE "Options" menu.97Fig. 98: The d-McE "View" menu.98Fig. 99: The Symbol Table window. (Compact View or Extended View).98Fig. 100: The d-McE "Help" menu.99	Fig. 93: The "Source Info" dialog window.	94
Fig. 95: The d-McE "Emulation" menu.95Fig. 96: The d-McE "Deeds" menu.96Fig. 97: The d-McE "Options" menu.97Fig. 98: The d-McE "View" menu.98Fig. 99: The Symbol Table window. (Compact View or Extended View).98Fig. 100: The d-McE "Help" menu.99	Fig. 94: The "I/O Ports Address Decoding" dialog window.	94
Fig. 96: The d-McE "Deeds" menu.96Fig. 97: The d-McE "Options" menu.97Fig. 98: The d-McE "View" menu.98Fig. 99: The Symbol Table window. (Compact View or Extended View).98Fig. 100: The d-McE "Help" menu.99	Fig. 95: The d-McE "Emulation" menu.	95
Fig. 97: The d-McE "Options" menu.97Fig. 98: The d-McE "View" menu.98Fig. 99: The Symbol Table window. (Compact View or Extended View).98Fig. 100: The d-McE "Help" menu.99	Fig. 96: The d-McE "Deeds" menu.	96
Fig. 98: The d-McE "View" menu.98Fig. 99: The Symbol Table window. (Compact View or Extended View).98Fig. 100: The d-McE "Help" menu.99	Fig. 97: The d-McE "Options" menu.	97
Fig. 99: The Symbol Table window. (Compact View or Extended View).98Fig. 100: The d-McE "Help" menu.99	Fig. 98: The d-McE "View" menu.	98
Fig. 100: The d-McE "Help" menu. 99	Fig. 99: The Symbol Table window. (Compact View or Extended View).	98
	Fig. 100: The d-McE "Help" menu.	99

Preface

Deeds is the acronym of **Digital Electronics Education and Design Suite...** but, as "deeds" mean, I'm not sure if they will be good or bad... just like *The Deeds of Gallant Knights* that the splash form recalls...



"The Deeds of Gallant Knights" ...from a picture of G. David, XVI Century - Paris, Musèe de l'Armèe





Digital Electronics Education and Design Suite

Introduction

Deeds is conceived as a suite of simulators, tools and learning material for Digital Electronics. Deeds helps student acquiring theoretical foundations, analysis capabilities, ability to solve problems all over the subject topics, practical synthesis and design skills. Its approach is characterised by the "learning-by-doing" concept.

It covers the following areas of digital electronics:

- Combinational logic networks (from simple gates to decoders, encoders, multiplexers and demultiplexers);
- Sequential logic networks (from simple flip-flops to registers and counters);
- Finite state machine design;
- Micro-computer programming (at assembly level) and interfacing;

Major tools that Deeds includes are:

- An HTML main browser, to navigate in Internet, where students will find lessons, exercises and laboratory assignments;
- An HTML assistant browser, that assists students in their work;
- A schematic digital circuit editor (with component data-sheet support);
- An interactive circuit 'animator' (to experiment with components and simple networks directly on the schematics);
- An interactive logic simulator (with a timing diagram tracer to analyse events in the logic networks, and to interact step-by-step with the circuit);
- A finite state machine editor / simulator (the algorithm is described using an Algorithmic State Machine graphical editor);
- A microcomputer board emulator (the board include an 8 bit CPU, ROM, RAM, I/O ports);
- An assembler level / interactive debugger module.

Deeds tools can interact with each other:

- The HTML main and assistant browsers allows to launch all the other tools and interact with them;
- The browser can control editors and simulators, to realise a true interaction between text and experiments;
- The schematic editor allows to connect traditional logic circuits with subsystems defined by the user with the help of the finite state machine editors and the micro-computer emulator.
- It is possible to experiment with digital systems controlled by state machines.

The architecture of Deeds allows a "scalable" approach to the lessons, exercises and laboratory sessions. All the tools included allow either a simplified scenario to beginners and a more exhaustive and complete environment for skilled students.

Deeds as a learning environment for digital electronics

Deeds is conceived as a learning environment for digital electronics. With such term we mean a collection of tools and text material that help students acquiring:

- theoretical foundations of the subject;
- analysis capabilities;
- ability to solve problems all over the subject topics;
- practical synthesis and design skills.

Deeds is conceived as a common resource for all introductive courses in digital electronics. As such, it may contain different technical subjects, different pedagogical formats (lectures, exercises, lab assignments, etc.) delivered at different student levels. Deeds is therefore born as a set of tools (listed before) that teachers can complete and personalise to suit their pedagogical needs by contributing to the "lecture space" with their own materials.

There is no need for a specific authoring tool, because the lecture space can be composed with any HTML editor, completed by a helper application that facilitates the linking of the editors and simulators' commands to the lecture text.

How to use **Deeds** to teach theory

A "lecture" based on Deeds appears as HTML pages with text and figures. The page aspect and layout are totally up to the author. At this level, students see a "normal" on-line book or document. But many of the figures and visual objects are "active", because they are connected to the editing and simulation tools of Deeds.

For example, let's suppose that theory presents a certain digital circuit , visualising its schematics in a picture. When the user clicks on the picture, Deeds launches the corresponding simulator, and opens that schematic, together with another windows (the Helper) that contains step-by-step instructions on how to explore or test the circuit itself. Such procedure is equally useful to convey concepts on simple components or quite complex networks. In the first case, simulators allows to "animate" circuits, i.e. to explore them interactively. In the second one, their capabilities of tracing signals in the time and data domain allows a thorough test of the network.

How to use **Deeds** to solve exercises

The target of traditional exercises is to help understanding theory, applying it to simple cases and providing a feedback to the teacher through the delivery of the solutions. In our system exercises are presented as HTML pages, containing text and figures of the assignments. The role of Deeds is to allow students to check

the correctness of the solutions obtained manually and to provide graphical tools for editing the web page containing their reports, until they are satisfied with their work and use Deeds to deliver the reports through the network.

The use of Deeds implies also a different approach to the structure of the exercises. In fact, with the simulator, students may be tempted to skip manual analysis. Exercises, therefore, must be targeted more to the real understanding of the issues than to the execution of repetitive tasks.



How to use **Deeds** to learn to design electronic systems

The development of a digital design project is the field where Deeds can fully be exploited. In fact, the interactive logic simulator, the finite state machine module and the microcomputer board emulator can work simultaneously in the simulation of a system where standard digital components can be controlled by a state machines as it is the case in contemporary digital design. Obviously, the modules can be used independently, to test separately the system's parts. The student can complete its work programming at assembly level a microcomputer board.

Students use Deeds to download the assignment from a web page. The assignment consists of a functional description and a set of specification of the system that students must design. The approach is meant to replicate the features of a professional environment, within the guidelines suggested by the educational purposes. Project development phases are guided by help and instructions supplied through the Assistant Browser. Such instructions can be given step-by-step or by simple guidelines: the use of the simulation tools can be more or less guided by the text of the assignment (to left creativity and fantasy to the user initiative). In Fig. 1, an example of laboratory student report, displayed in the main browser.



Fig. 1: An example of laboratory report displayed in the main browser of Deeds

The **Deeds** simulation tools

The simulation tools are three: a Digital Circuit Simulator (d-DcS), a Finite State Machine Simulator (d-FsM), and a Micro Computer Board Emulator (d-McE). All the simulation tools are characterized by a "learn-by-doing" approach. They are integrated together: design and simulation of complex networks integrating standard logic with state machines are possible. In Fig. 2 a few screen shots of the Deeds tools are shown.



Fig. 2: The Deeds environment: the main and assistant browsers (on top left), and the three Simulation Tools: the Digital Circuit Simulator (on top right), the Finite State Machine Simulator (on bottom left) and the Micro Computer Emulator (on bottom right).

Deeds: The Main Browser

The simulators are integrated around two HTML browsers, enabling active Internet navigation to sites where students find pages with lessons, exercises and laboratory assignments. The main web browser of Deeds, when activated, shows a HTML page that allows to connect to the Deeds web site and to the 'on-line' learning materials developed at DIBE (University of Genoa).

The main browser (Fig. 3) has been developed around the standard Microsoft WebBrowser ® component, the same used by the Microsoft Internet Explorer ®, extended to support all the required functions by the Deeds environment. It is mainly used to connect to the sites containing the learning materials. The browser supports all the features that the user can expect to find, including JAVA Virtual Machine ®, JavaScript ®, VBScript ®, XML support.



Fig. 3: The main browser of Deeds, showing the HTML page that allows to connect to the Deeds web site and to the 'on-line' learning materials.

When the user launches the Deeds environment, the main browser shows up. All the other tools can be activated by the menu and/or toolbar command. The main browser acts as 'main window' of the application suite.

With Deeds, the user can directly navigate to the own web site, where Learning Material are available. In Fig. 4 you see the 'screen shots' web page of the site.



Fig. 4: The main browser, connected to the 'Sreen Shots' page of the Deeds web site.

The user can also download the last version of the Deeds suite, as soon as it become available (Fig. 5):



Fig. 5: The download page in the Deeds web site.

Deeds has been developed as common simulation tool to be shared among different institutions running courses on Digital Design, as a support of the activities of the NetPro project in the field of Electronic Engineering. NetPro, a European project of the Leonardo DaVinci program, develops project-based learning through Internet. It has created models, tools and services to facilitate communication and collaboration between distant students, and to manage access and control of project deliverables. We test NetPro methodologies and tools by running pilot projects. An important characteristic of the pilot courses is that project groups can be distributed over different academic institutions and countries. A pilot course may have teams from more than one institution and more than one nation while teams themselves could be inter-institutional and international.

The immediate goal of the collaboration between pilot sites is to provide learning tasks that are meaningful for all students, independently of their local arrangements.

Joint working is possible if teams use the same language (all the components of our pilots, including student deliverables and communication, are in English) and if the classes involved study the same topic at the same time of year. All documents produced are available as web sites for on-line fruition or as downloadable files. In fig. 6 you see, opened in the main browser, the learning material index page, available in the Deeds web site.

e <u>R</u> un <u>T</u> ools	Options Help	
HANNING H	Image: Contract of the contr	F d-McE
6	Flip-Flops and Registers	Download
	Analysis of a Set-Reset Flip-Flop	00140
	Timing analysis of a SR-Latch Flip-flop	00150
	Timing analysis of a D-PET flip-flop	00160
	Timing analysis of a JK-PET flip-flop	00170
	Analysis of a 3-bit shift-register (D-PET)	<u>00180</u>
7	Counters and other sequential networks	Download
	Analysis of a module-4 Johnson counter	00200
	Analysis of a synchronous sequence generator	00210
Maximum clock frequency of a synchronous sequential network 002 Analysis of asynchronous up and down counters 002		00220
		00230
	Analysis of a counter (from the d-DcS component library)	00320
	Analysis of the possible states of a synchronous sequential circuit	<u>00190</u>
8	Introduction to Finite State Machines	Download
	Re-thinking a synchronous counter as Finite State Machine (FSM)	00240
	Reverse-engineering a synchronous sequential circuit	00250
	Design of a synchronous mod-5 up/down counter	00270
	Design of a simple serial line receiver	<u>00280</u>
9	Design of finite state machines	Download
	Design of a timing sequence generator	00290
	Design and synthesis of a 3-bit up-counter for signed numbers	00260
	Design of a serial data processor	00300

Fig. 6: the learning material page (available in the Deeds web site), opened in the main browser.

Deeds: Main browser Menu

The main browser menu allows to navigate web site, to run simulators and tools, to switch between the opened tools, and to customize the user options.



Fig. 7: The main browser "File" menu.

Home Page

Command to navigate to the main browser home page (it can be user-defined)..

Open Page

Open the Open Page dialog (Fig. 8). In this dialog window, the user can type directly a URL address, or browse the local network or disk. The chosen web page can be set as Home Page. A short history of previously opened pages is maintained.

Deeds: Open a Courseware, Page or	Document		
Open: Deeds Official Web Site!			•
🦳 Register as Home Page		Page IV Add	Delete
🦠 Deeds	OK Browse	Cancel	Help

Fig. 8: The Open Page dialog window.

Back	
	Standard browsing command to return to the 'previous' opened page.
Forward	
	Standard browsing command to return to the 'next' opened page, after using the 'Back' command.
Stop	
/	Standard browsing command to stop the download of the current page.
Defrech	
Refresh	Standard browsing command to reload the currently opened page.
Print Preview	
	Standard command to preview the current page before printing.
Print Page]
	Standard command to print the current page.
Exit	
	Standard command to close the Assistant.

Run Menu



Fig. 9: The main browser "Run" menu.



Tools Menu



Fig. 10: The main browser "Tools" menu.

First items group

Commands to switch focus to the chosen tool. All the opened tools are indexed here, together with the name of the corresponding opened file, if any. When the user click on an item, the tool will go 'on top'.



Command to switch to the tool that was 'on top' before switching to the main browser.

Close All Tool

Command to close all the opened tool. If a file, opened in a tool, is not saved, the user will be prompted, and the close operation stopped.

Options Menu
 Deeds - [Deeds Learning Materials] File Run Tools Options Help Configuration Configuration Configuration Browser ToolBar Status Bar Show and Dock All ToolBars Digitar prectrement options Digitar prectrement options
Fig. 11: The main browser "Options" menu.
Command to change the application configuration (disabled in this version).
Commands to control ToolBars appearance.
Browser ToolBar Command to hide or show the Browser ToolBar.
Status Bar Command to hide or show the Status Bar.
Show and Dock All ToolBars Command to show and dock in all the ToolBars.
Dockable ToolBars

Command to enable or disable the docking modality of the ToolBars.

Help Menu

🏶 Deeds - [Deeds Learning Materials]	
File Run Tools Options	Help
	Index
Home O	License Agreement
T and a	Version Notes
2 Digital Elec	About

- 22 -

_____i

_

_ _ _ _

Fig. 12: The main browser "Help" menu.

Index	
	Command to open the Deeds Help System.
License Agreement	
	Command to display the Licence Agreement.
Version Notes	Command to display the Version Notes file.
About	Command to display the Deeds 'splash' window dialog.

Deeds: The Assistant Browser (d-AsT)

The "Assistant" HTML browser has characteristics similar to those of the main browser, but it is specialized to assist students, side by side, in their work (fig. 13). This is the browser used to open lessons, exercises and laboratory assignments. As the main, also the Assistant browser has been conceived around the standard Microsoft WebBrowser ® component.

In Fig. 13 the Assistant browser is opened aside of the main one, showing a page with a problem assignment (from the ESD1 NetPro course). To open an assignment, the user will click on the desired topic, listed in the main browser: the Assistant will open automatically, showing itself aside.



Fig. 13: The Assistant opened aside of the main browser, showing a page with a problem assignment.

All objects, that a web page visualises, can be made "active". For instance, by clicking on the figure showing the schematics, the Digital Circuit Simulator could be started and the circuit loaded, ready to be tested (this important feature will be described in detail later).

Deeds: Assistant browser Menu

The Assistant menu has been reduced to the essential (Fig. 14), to simplify user operation. Its graphical shape has been chosen to minimize the window size, allowing the positioning of the Assistant aside of the simulation tool without occupy to much area of the screen.



Fig. 14: The Assistant main menu, appended to the toolbar.

Home Page Command to navigate to the Assistant local home page. **Open Page** Open the Open Page dialog (Fig. 15). In this dialog window, the user can type directly a URL address, or browse the local network or disk. The chosen web page can be set as Home Page. A short history of previously opened pages is maintained. × d-AsT: Open a page Open: http://www.esng.dibe.unige.it/netpro/deeds/learningmaterials/lm/00120_an_synthesis_2bit_adder 👻 Page Register it as current topic Home Page 🗸 Add Delete I-AST Help 0K Browse.. Cancel Fig. 15: The Open Page dialog window. Back Standard browsing command to return to the 'previous' opened page.

Forward

Standard browsing command to return to the 'next' opened page, after using the 'Back' command.

Stop	
	Standard browsing command to stop the download of the current page.
Refresh	
	Standard browsing command to reload the currently opened page.
Print Preview	
	Standard command to preview the current page before printing.
Print Page	
	Standard command to print the current page.
Deeds	
	Command group to navigate between the opened Deeds tools.
Options	
	Command group to change the Assistant configuration and options.
Exit	
L	Standard command to close the Assistant.

Deeds: The Digital Circuit Simulator d-DcS





This image from the Tapestry of Bayeux, Bayeux Cathedral, France

Introduction

The Digital Circuit Simulator **d-DcS** appears to the user as a graphical schematic editor, with a library of simplified logic components, specialised toward pedagogical needs and not describing specific commercial products (Fig. 16).

As described before, the schematic editor allows to build simple digital networks composed of gates, flipflops, pre-defined combinational and sequential circuits and custom-defined components (defined as Finite state machine).



Fig. 16: The circuit editor of the Digital Circuit Simulator (d-DcS).

Simulation can be interactive or in timing-mode. In the first mode, the student can *"animate"* the digital system in the editor, controlling its inputs and observing the results. This is the simplest mode to examine a digital network, and this way of operation can be useful for the beginners.

In the timing mode, the behaviour of the circuit can be analysed by a timing diagram window, in which the user can define graphically an input signal sequence and observe the simulation results. This is the mode nearest to the professional simulators.

A simple example

In following screen shots (Fig. 17a,b,c), you can see the circuit during the drawing and then simulated by *animation*:

- a) the student picks-up components from the bin on the Component Tool Bar, then
- b) connects them using Wires. When finished,
- c) the student activates the animation.



Fig. 17a: The drawing phase of the digital circuit editor: the insertion of components.



Fig. 17b: The next phase of the work: the connection of components, using wires $harmonline{harmon}$.

🗃 Digital Circuit Simulator - [Unnamed]	
File Edit View Tools Circuit Simulation Deeds Options Help	
	A4: (21, 50) mm

Fig. 17c: The animation at work: the user switches the Inputs and the circuit shows changes on the Outputs.

To enter the 'animation' mode, the user clicks on the triangular 'play' button \triangleright on the toolbar.

During the animation, the editing command are disabled, and the circuit can't be changed; when the user clicks on the Input Switches (see Fig. 17c), the Outputs change according to the simulation results,

values. showing '0 or 'unknown'

To exit the 'animation' mode, it is necessary to click on the square 'stop' button \square .

Instead, if the timing simulation is to be performed, the user should click on the Timing Simulation button 📅. This will show the Timing Diagram simulation window (Fig. 18), very similar to the ones that we find in professional tools for digital electronics.



Fig. 18: The Timing Diagram simulation window.

In this window, first of all the user defines the timing of the input signals, drawing them on the diagram with the mouse. A vertical line cursor permits to define the 'end time' of the simulation. When the user clicks on the triangular 'play' button is executed, and its results are displayed in the same window (Fig. 19).



Fig. 19: The timing simulation results, displayed in the Timing Diagram window.

The student can verify the correct behaviour of the network under test, comparing simulation results with reasoning and theory concepts.

A simple example of interaction between **Deeds** browsers and d-DcS

In Fig. 20 a list of assignments is opened in the Deeds main browser. Suppose that the student has to attend the assignment # 2.1: "Analysis of a demultiplexer (1 to 2)".



Fig. 20: A list of laboratory assignments, opened in the Deeds main browser.

Than, he or she clicks on the link, and the assignment will open in the Assistant (see Fig. 21).

Deeds Analysis of a demultiplexer (1 to 2)	00040
Verify the behavior of the $1 -> 2$ demultiplexer represented in the figure using the Deeds Digital Circuit Simulator (d -DcS). Click on the figure d -DcS a trace of the network's schematic, and then complete it to obschematic below:	ure below, e to open in the otain the
	-
	-
SelOut	
To complete the drawing, you should also name the Input and Outpu (click here for on the same button on the d-DcS tooolbar, then I/O component to be named).	t components click on each
Once completed the schematic, you'll be ready to start the functions of the network, and then the timing simulation . In this ca	al simulation ase, the input ed output from

Fig. 21: The specific laboratory assignment, opened in the Assistant browser.

The assignment asks the user to verify the behavior of the 1->2 demultiplexer represented in the figure, using the Deeds Digital Circuit Simulator). The text suggests to click on the figure to open in the d-DcS a trace of the network's schematic, and then to complete it.

In this example, you see that it is necessary only a simple click on the figure to activate the simulator and to download from the web site a 'template' of the solution. This approach aims to simplify user operation, avoiding to spend time in no useful and distracting tasks.

The user will see the Digital Circuit Simulator, and the file downloaded in it, as in Fig. 22.



Fig. 22: The Digital Circuit Simulator, opened by a click on the web page. The circuit template has been automatically downloaded from the courseware site.

The assignment suggests now to complete the drawing, and also to activate a few useful simulator commands directly from the web page, with a simple click.

Once completed the schematic, also the simulation can be started, directly from the Deeds web page. In Fig. 23 you can see the results expected from the student work.



Fig. 23: The timing simulation of the circuit, once completed by the student.

Now is the time for the student to compile and deliver a good report. In the Deeds assignment page, a link is prepared to download and edit a report template file (Fig. 24).

٠	Deeds - [Electron	ic System Design 1 (INF) - Laboratory Sessions]	
Eile	<u>R</u> un <u>T</u> ools <u>O</u> ptic	ons <u>H</u> elp	
Contraction of the second	Home	Image: Open Imag	SrB
		1.2 <u>Analysis of simple logic gates</u>	<u>00020</u>
sp.	2	Simulation of combinational networks	Download
Š.	2004.03.08	Assignments:	Report
		2.1 Analysis of a multiplexer (2 to 1)	00030
		2.2 Analysis of a demultiplexer (1 to 2)	<u>00040</u>
		2.3 Analysis of a simplified shared-line communication channel	00050
	3	Download	
Assignments:		Assignments:	Report
		3.1 Analysis of a multi-level logic network	<u>00060</u>
		3.2 Design of a programmable logic gate	<u>00070</u>
		3.3 Synthesis of a boolean function	<u>00080</u>
	4	Analysis, synthesis and simulation of combinational networks	Download
	Electronic System Design 1 (INF) - Laborat 🥢		

Fig. 24: The student can download the report template to speed up its compilation and delivering.

This has been previewed to uniform the report styles, making easier the teacher task, especially when the number of student is valuable. But the availability of a report template is very useful also to the student, because it saves a lot of time, speeding up the student work and leaving more time to concentrate on the arguments to learn.

This is the report template for this laboratory assignment (Fig. 25).

🖷 lab02_template.doc - Microsoft Word
Eile Modifica Visualizza Inserisci Formato Strumenti Iabella Finestra ? ×
: 🗋 🗀 🛃 🛃 🛃 🖾 🖤 🎎 🕺 🤚 🎘 🍼 - 🤰 🗐 100% 🕞 🎯 🕮 Letture 🍟
Titolo + Casella : ▼ Arial ▼ 14 ▼ G C S 三 三 三 三 ⊡ ▼ <u>A</u> ▼ 🙄
3) Timing Diagram paste the timing diagram here
Assignment 2.2: Analysis of a de-multiplexer (1 to 2)
1) Schematic paste here your schematic
2) Truth Table fill the truth table
In SelOut Outl Outl
3) Timing Diagram paste the timing diagram here
Assignment 2.3: Analysis of a simplified shared-line communication channel
1) Schematic paste here your schematic
2) Timing Diagram paste the timing diagram here. Note that the timing diagram could be quite large: maybe it will be necessary to copy and paste the timing results in a few separate images
i Disegno 🔹 🔓 Eorme 🔹 🔪 🗅 🔿 🔤 🐗 🎲 😰 📓 🌺 🗸 🚄 🗮 🚍 🧮 🚍 🗐 🍃
Pg Sez A RI Col REG REV EST SSC Inglese (U.S

Fig. 25: The report template for this laboratory assignment.

d-DcS: Menu Commands

File Menu

The menu of the Digital Circuit Simulator allows the user to access all the function of the application. The ToolBars replicate most of the commands already in the menu, to speed up user operations.

7				
	Digital Circ	uit Sin	nulator	-
File	Edit View	Tools	Circuit	Si
D	New		Ctrl+N	L.
2	Open		Ctrl+O	ł
	Save		Ctrl+S	L
	Save As			ſ
4	Print			ł
	Paper Setup.			Ī
-	1 Lab_06_es	_02_full	.pbs	ļ
=	2 Lab_08_es	_02_full	.pbs	1
-	3 Lab_02_es	_03_Ful	l.pbs	5
-	4 Lab_02_es	_02_Ful	l.pbs	F
0	5 ex0040_1.	pbs		
-	6 SetReset.p	bs		ł
-	7 Complex.pl	bs		
0	8 ex00220_1	.pbs		
	Exit		Alt+X	
and the second se				_

Fig. 26a: The d-DcS "File" menu.

New	
	Command to create a new circuit file.
Open	
	Command to open a circuit file. The file can be also downloaded directly from a web site.
Save	
	Command to save current circuit file.
Save as	
	Command to save current circuit file with a different name or in a different position.
Print	
	Command to print the circuit.

Paper Setup

Command to define current paper format and orientation. It displays the Paper Setup dialog window (Fig. 26b).



Fig. 26b: The Paper Setup dialog window.

Recent Files List

Commands to re-open the most recent files. Up to 8 recent files can be reopened with this list. The symbol that is displayed on the left of the file name means that:

	The file has been stored by the user on the local disk or network.
	The file has been downloaded from a web site, but it has not been saved (yet) on the local disk or network.
8	The file has been loaded from a local courseware, where it is read only and it has not been saved (yet) on the local disk or network.

Exit

Standard command to close the application.
🗷 D	igital Circ	uit Simu	ılai
File	Edit View	Tools (Iircu
	🖍 Undo	Alt+BkS	p
	C≇ ReDo		
	X Cut	Ctrl+	X
	Copy	Ctrl+	C
	🖪 Paste	Ctrl+	V
	Select A	l Ctrl+	A
	Copy Im	age	
	🗙 Delete	D	el

-3-

--

- 12

- 12

Undo	
	Command to undo the previous operation.
Redo	
	Command to redo the operation previously cancelled by the Undo command (command temporary inhibited).
Cut	
	Command to cut the selected part of the circuit, and copy it on the clipboard (command temporary inhibited).
Сору	
	Command to copy the selected part of the circuit on the clipboard (command temporary inhibited).
Paste	
	Command to paste the clipboard content in the circuit (command temporary inhibited).
Select All	
	Command to select all the object of the drawing.
Copy Image	
	Command to copy the selection as a bitmap image and put it on the Clipboard.
Delete	
	Command to delete all the selected components.

View Menu	
	🔲 Digital Circuit Simulator -
	File Edit View Tools Circuit S
	Coom In Zoom Out Zoom 1 Ctrl+1 Zoom 2 Ctrl+2 Zoom 3 Ctrl+3 Zoom 5 Normal
	Page Layout
	Fia. 28: The d-DcS "View" menu.
Zoom In	
	Command to "zoom in" the drawing.
Zoom Out	Command to "zoom out" the drawing.
Zoom 1,2,3,4,5	Command to "zoom" the view to different levels The "standard" level is the '3'.
Normal	
	Command to set the "normal view" of drawing space (i.e. as uniform continuous background, only with the indication of drawing margins).
Page Layout	
	Command to set the view of the drawing space as a paper foil (i.e. with visible for borders and shadows, together with drawing margins).

Tools Menu 🔳 Digital Circuit Simulator - [Lab_06_es_02_full.pbs Tools Circuit Simulation Deeds Options H Edit File View 🕅 Select One Ľ 12 Θ Θ N G 🕁 Select by Area 四影 õ わわわわ ¹0-🕂 Select and Move 🖋 Select and Delete Abc Label High Rotate ¹-⇔ Right Down Q Рг J ₅₽⁼ Left ō ĸ сi <u>ہ</u>۔ FFJKup Up CLOCK Toggle R Fig. 29: The d-DcS "Tools" menu. Select One Command to selects one object (by point and click). Select by Area Command to select a group of objects in a rectangular area. Select and Move Command to select and move a single object (by point and click). Select and Delete Command to select and delete a single object (by point and click). Label Command to insert (or edit) the label of a selected object (it is possible to associate labels only to Input/Output blocks and to Finite State Machine components). Rotate Group of commands to rotate an object (during its insertion). Right, Down Left, Up Four commands to rotate an object (during its insertion) to the specified direction. Toggle

Command to toggle the direction of an object (during its insertion).

—	· # # # # # # # # # # # # #
Circuit Menu	
File Ed	
Clock Generator	Command to insert in the circuit a Clock Generator component.
Input	Command to insert in the circuit a Input Switch component.
High Level	Command to insert in the circuit a High Level Input component (logic '1').
Low Level	Command to insert in the circuit a Low Level Input component (logic '0').
Wire	Command to insert in the circuit a wire segment. The wiring system supports automatic insertion of "wire nodes" when a wire is connected to another one.

Output	
	Command to insert in the circuit a binary Output Display component (it displays '0', '1' or 'unknown' symbols).
Display	
	Command to insert in the circuit an Hexadecimal Output Display component (it displays hex digits from '0' to 'F', or a 'unknown' symbol).
Input	Command to insert in the circuit a Input Switch component.
Error Check List	Command to error check the wiring of the circuit. It shows or hides, at the bottom of the window, an "error check list" of wire connections.
Components	Command to insert in the circuit a component, selected by the user in the sub menu. A description of all the sub menu's is reported in the following.
Not	
-▶• Not	- Too Not
D ANDS	
	Command to insert a 'NOT' component.
ANDs]
D ANDs	And (2 inputs)
	\rightarrow D- And (3 inputs)
JU KORS	
	Commands to insert 'AND' components.
NANDs	
▶ NANDs	Nand (2 inputs)
Ð ORs	Dr. Nand (3 inputs)
≹≫ NORs	
HZ EXORS	▶ I Nand (4 inputs)
	Commands to insert 'NAND' components.
ORs	
▶ ORs	▶ Ĵ)- Or (2 inputs)
D NORS) ∋> Or (3 inputs)
אַע≻ EXORs	
Decoders	

Commands to insert 'OR' components.

NORs	
▶ NORs	Nor (2 inputs)
€ EXORs	+ The Max (2 inputs)
Decoders	→ v Nor (3 inputs)
Encoders	▶ 🗐 > Nor (4 inputs)

Commands to insert 'NOR' components.



Commands to insert 'EXOR' and 'EXOR tree' components.



Commands to insert 'Decoder' components.



Commands to insert a 'Priority Encoder' component.

Multiplexers	
	Multiplexer 2 -> 1
四. Elip-Elop	Multiplexer 4 -> 1
程 Registers	Multiplexer 8 -> 1
5	

Commands to insert 'Multiplexer' components.

Demultiplexers		
Demultiplexers	Þ	Demultiplexer 1 -> 2
野 Flip-Flop	•	Demultiplexer 1 -> 4
罷 Registers	•	
👔 Counters	•	Q≣ Demultiplexer 1 -> 8

Commands to insert 'Demultiplexer' components.

Flip-Flop			
📱 Flip-Flop	►		Flip-Flop D (p.e.t.)
罷 Registers	►	-চজ-	
遣 Counters	►	<u>-1kē</u> -	Flip-Flop JK (p.e.t.)
Finite State Machine	►	180-	Flip-Flop RS (latch)

Commands to insert 'Flip-Flop' components.

Registers	
	→@→ S.I.S.O. Register (2 bits) 1
	→ S.I.S.O. Register (4 bits) 2
	→ S.I.S.O. Register (8 bits) 3
	→呷 S.I.P.O. Register (2 bits) 4
	→ S.I.P.O. Register (4 bits) 5
	→ S.I.P.O. Register (8 bits) 6
	曲→ P.I.S.O. Register (2 bits) 7
	P.I.S.O. Register (4 bits) 8
	P.I.S.O. Register (8 bits) 9
	+∰+ Universal Register (2 bits) A
	+ Universal Register (4 bits) B
B Registers	→ → Universal Register (8 bits) ⊂

Commands to insert 'Register' components.



Commands to insert 'Counter' components.



Commands to insert 'Finite State Machine' components.

The 'New' command activate the Finite State Machine Simulator (d-FsM), allowing the user to create a new component 'from scratch'.

The 'Load' command allows the user to load a previously designed component.

Simulation Me	enu
5	[Unnamed] imulation Deeds Options Help Mode ・ ひ Interactive Animation Ctrl+F8 > Start Animation F9 Stop Animation Ctrl+F9
	Fig. 31: The d-DcS "Simulation" menu.
Mode	Command group to set the simulation mode.
Interactive Animation	Command to set the Interactive Animation Mode for simulation. When activated, simulation don't start immediately. If the Timing Diagram window is opened, it will be closed. The editing commands are disabled, and the user is prompted to save the file in the schematic editor, if it is not.
Timing Diagram Simulation	Command to set the Timing Diagram Mode for simulation. When activated, simulation doesn't start immediately, but the Timing Diagram window is opened instead. The editing commands are disabled and the user is prompted to save the file in the schematic editor, if it is not.
Start Animation	Command to start simulation, when currently mode is 'Animation'.
Stop Animation	Command to stop simulation, when currently mode is 'Animation'.

Deeds Menu	
	e d]
	Deeds Options Help
	Switch to Deeds Ctrl+F7
	Switch to Last F7
	Switch to Next Shift+F7
	Fig. 32: The d-DcS "Deeds" menu.
Switch to Deeds	Command to switch focus to the Deeds main browser.
Switch to Last	Command to switch to the tool that was 'last on top' before switching to the currently opened instance of the d-DcS.
Switch to Next	Command to switch focus among all active Deeds applications, in order of activation.

ntions Monu		
	Options Help	
	Configuration	아 🕅 🔊 꾼 🕨 🔳
	ToolBars	🖌 🖌 Standard ToolBar
		🗸 Component ToolBar
		Show and Dock All ToolBars
		✓ Dockable ToolBar
		✓ Status Bar

Fig. 33: The d-DcS "Options" menu.



Command to hide or show the Status Bar.

	· — — -#- — — -#- —#- — -#- — -#- —#- —#- —#- — -#- — -#######
Help Menu	
	Help
	? Index
	Cata Sheets
	License Agreement
	Version Notes
	About
	Fig. 34: The d-DcS "Help" menu.
Index	
	Command to open the d-DcS Help System (disabled in this version).
Data sheets	
	Command to open the Data Sheets help system (disabled in this version).
License	
Agreement	
	Command to display the Licence Agreement.
Version Notes	
	Command to display the Deeds "Version Notes" file.
About	

Command to display the d-Dcs 'splash' window dialog.

Deeds: Finite State Machine Simulator d-FsM





This image from the Tapestry of Bayeux, Bayeux Cathedral, France

Introduction

The **Finite State Machine Simulator** *d*-*F***S***M* allows graphical editing and simulation of Finite State Machines components, using the ASM (Algorithmic State Machine) paradigm (fig. 35). The tool allows the local functional simulation of the finite state machines designed by the user, with runtime display of the relations between state and timing evolution (fig. 36).



Fig. 35: The ASM editor of the Finite State Machine Simulator (d-FsM).

The components that the d-FsM produces can be directly used in the d-DcS and inserted into any digital circuit. Also, it can be exported in VHDL language.

A general purpose Finite State Machine software simulator helps the student to enhance his design skills and facilitates also the transition from the pedagogical to the professional field, by introducing CAD methodologies.



Fig. 36: The ASM editor of the Finite State Machine Simulator (d-FsM).

Finite State Machines

Finite State Machines (FSM) represent a model to design a class of digital sequential circuits. A sequential system is a block whose outputs are a function not only of the current inputs but also of the previous ones. In other words, the logic has a sort of "memory" which records previous input history so it can be responded to in the present.

Given this definition, sequential circuits would seem to require enormous amounts of memory to record all previous inputs. However, for any real logic design task, the fact that previous input combinations result in only a finite number of distinct output classes reduces this memory requirement to manageable levels. This class of design is called a Finite State Machine, or just a state machine.

Modern digital circuit design is essentially based on Finite State Machines. Design, synthesis and documentation of a state machine require a formal approach. Currently, several design methods are employed, based either on graphic, tabular or textual representations of the algorithm underlying the state machine.

FSM description languages: ASM charts

The most common graphical methods currently in use to describe a FSM are Moore and Mealy State Diagrams. In our simulator we use the ASM (Algorithmic State Machine) method, instead.

A typical ASM chart (or diagram) resembles flowchart notation (Fig. 37), even if they are not the same thing. It describes state flow, the output functions and the next-state functions of a state machine. ASM charts have the same function as Moore and Mealy State Diagrams: they describe the behaviour of finite state machines so that it is clearly understandable for the designer and, at the same time, ASM charts support a direct translation into a hardware realization of the control algorithm.



Fig. 37: A simple Algorithmic State Machine (ASM) diagram.

An ASM chart is composed of three basic elements, the **State** (rectangular box), the **Decision Block** (diamond) and the **Conditional Output Box**.

A set composed of one state box, decision blocks and conditional output blocks is named **ASM Block**. An ASM Block has one entry point, but may have any number of exit paths, each of them connecting to another state box.

The FSM moves from state to state at each clock cycle; each state may have a state output; conditional blocks allow choosing a direction as a function of the value of the inputs; conditional outputs depend not only on states but also on input values.

State Block

On an ASM chart, a state is represented by a state box, which is a rectangle with the name of the state encircled and placed at the side of the rectangle (Fig. 38a). You can specify that an output signal is *unconditionally* active in a particular state by writing the output signal's name inside the corresponding state box. Output signals written inside state boxes are known as state outputs or Moore outputs.



Fig. 38a: State Block

Decision Block

While unconditional transitions can be represented with a straight, not labelled arrow traced between two state boxes, conditional transitions deserve a more specific symbol. This is called decision diamond. Depending on the value of the expression written inside the diamond, the machine will follow one of the two labelled transition arrows going out of the diamond. A diamond has always two outgoing arrows, one labelled "1" (or TRUE) and the other labelled "0" (or FALSE) that corresponds to the values of the *boolean expression* inside.



Fig. 38b: Decision Block

OL IT

Conditional Output Block

Sometimes you may need to activate an output signal in a particular state only if a certain condition on inputs is satisfied (such output signals are known as conditional outputs or Mealy outputs). In that case you need to use the conditional output block.

Just put the ellipse on a transition arrow coming out of a decision diamond, and write inside the ellipse the name of the output signal you want to activate when the expression inside the diamond is true. Please notice that the conditional block does not represent a state; instead it activates an output that it is active in the state it descends from.



ASM Charts & State Diagrams

It is easy to convert a State Diagram in an ASM Chart, and vice versa. In Fig. 39a we report a basic example of State Diagram:



Fig. 39a: The State Diagram representation of a SR flip-flop.

The following ASM Chart (Fig. 39b) can be used to model exactly the same behaviour:



Fig. 39b: The ASM Chart representation of a SR flip-flop.

The first thing you can see is that in both models you have an object to represent the states of the machine. The states are numbered (1, 2) in the State Diagram and labelled with letters (a, b) in the ASM Chart, but the 1:1 relationship between them is obvious:

- state 1 = state a = flip-flop output "0"
- state 2 = state b = flip-flop output "1"

Another noticeable thing is that the two models are morphologically very similar. In both models you can observe that every state has two outgoing transitions, one being a loop on the state itself, and the other going to the other state. This similarity is always true if you make a conversion between ASM Charts and State Diagrams, just remember that in ASM Charts conditional transitions come out of decision diamonds which are not states (but they "belong" to the state they descend from).

The method used to represent conditional transitions on ASM Charts is more algorithm-oriented, as it uses flow-chart syntax, which is less redundant than State Diagram syntax. In this case, for example, it helps the reader understand that the transition that follows state a depends only on the value of the S input. Similar considerations can be done about the transition that follows state b: only the value of the R input is relevant in that case.

The following pictures are examples of ASM Chart <-> State Diagram conversion (Fig. 40a and 40b).



Fig. 40a: ASM chart and State diagram representing the same algorithm: the FSM waits in the state 'a' until the x input goes to one.



Fig. 40b: Another example of ASM chart and State diagram representing the same algorithm.

FSM description languages: state transition table

The state transition table (Fig. 41) is the most compact description of a FSM and lends itself very well to be used as interface with computer software and as a basis for the logical synthesis of the hardware. Of course, the table is not a valid FSM design tool because it does not provide any help in conceiving the FSM algorithm. Its main usefulness rests therefore in its use as a synthetic representation that may be common to both the languages described above.

🗖 ASM Table 📃 🗖 🔀				
	IN	State	OUT	Next State
1	0	0	0	0
2	1	0	1	1
3	0	1	1	0
4	1	1	0	1

Fig. 41: The state transition table of the example above, as generated by the d-FsM.

FSM description languages: hardware description language

The use of circuit description languages (HDL, VHDL, Verilog) to represent finite state machine has gained a strong diffusion and probably in many cases has replaced the graphical languages. The description of the state machine takes in this case the format of a high level software program.

The Finite State Machine Simulator exports the FSM components in VHDL format (Very High speed integrated circuits Hardware Description Language). In Fig. 42 you can see the VHDL equivalent of the ASM diagram in Fig. 37, as generated by the Finite State Machine Simulator.

The list starts with the "Entity" i.e. the definition of the FSM as a block with inputs and outputs. Then an object (Architecture) of the entity is instantiated. An entity may be described in three different ways: structural, data flow, functional. The structural description decomposes the entity in terms of basic digital components and their connections. The data flow description represents the FSM in terms of signals and operations on them. The last description, the functional one, is the more powerful because it allows to see the hardware circuit as a software program with input and output variables.

The FSM is therefore described as a process activated, in our case, by the clock or reset signals. Each state is coded as an internal variable. An instruction "case" within each state defines the outputs to activate and the next state.

```
_____
-- DEEDS (Digital Electronics Education and Design Suite)
-- VHDL Code generated
    by Finite State Machine Simulator (d-FsM)
--
-- Copyright © 2001-2004 DIBE, University of Genoa, Italy
--
      Web Site: http://esng.dibe.unige.it/netpro/Deeds
_____
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY Deriv_UC IS
                    ---->Clock & Reset:
 PORT( -----
       Ck:
            IN std_logic;
      Reset: IN std_logic;
       ----->Inputs:
      IIN: IN std_logic;
       -----
                         --->Outputs:
      OOUT: OUT std_logic );
END Deriv_UC;
ARCHITECTURE behave OF Deriv_UC IS
                                 -- (Behavioral Description)
 TYPE states is ( state_a,
                state_b );
 SIGNAL State,
       Next_State: states;
BEGIN
 -- Next State Combinational Logic -----
 FSM: process( State, IIN )
 begin
   CASE State IS
     when state_a =>
              if (IIN = '1') then
                Next_State <= state_b;</pre>
              else
               Next_State <= state_a;
              end if;
     when state_b =>
              if (IIN = '1') then
               Next_State <= state_b;
              else
                Next_State <= state_a;</pre>
              end if;
   END case;
 end process;
 -- State Register -----
 REG: process( Ck, Reset )
 begin
   if (Reset = '0') then
           State <= state a;
   elsif rising_edge(Ck) then
           State <= Next_State;</pre>
      end if;
 end process;
 -- Outputs Combinational Logic -----
 OUTPUTS: process( State, IIN )
 begin
   -- Set output defaults:
   OOUT <= '0';
   -- Set output as function of current state and input:
   CASE State IS
     when state_a =>
              if (IIN = '1') then
               OOUT <= '1';
              end if;
     when state_b =>
              if (IIN = '0') then
               OOUT <= '1';
              end if:
   END case;
 end process;
END behave;
```

Fig. 42: The VHDL equivalent of the ASM diagram in Fig. 37, as generated by the d-FsM.

Learning FSM: methods and problems

The choice of a FSM description language is very important under the pedagogical point of view. When first introducing the state machine, we believe it is essential that the learner masters its fundamental concepts and develop an intuitive understanding of its behaviour. At this level, therefore we believe it is convenient to represent the machine algorithms with graphical methods, in our case ASM charts.

When the student has gained familiarity with the design method and is ready to develop non-standard digital structures described by a set of specifications, switching to an hardware description language will develop his abstraction skills and introduce him to professional design.

The VHDL export feature has been developed to make easier the transition from ASM description method to the HDL-based world.

Reusing FSM component: they can be imported in d-DcS

As said before, the component the d-FsM produces can be directly used in the d-DcS and inserted into any digital circuit. In Fig. 43 you see a screen shot where the simple component (seen before) is imported in the d-DcS, and the network is simulated.



Fig. 43: In this example, a component, designed with the d-FsM, has been imported in the d-DcS.

In the d-DcS the FSM interpreter works together the simulator kernel to produce functional results. FSM to a maximum number of 64 states can be designed and simulated, and a practical limitation to 8 inputs and 8 outputs has been introduced, mostly for graphical reasons. Such limitations are largely compatible with the learning aims of the simulator. The FSM interpreter is able to simulate synchronous FSM with conditioned outputs.

In the d-DcS the student can drive the inputs and observe the outputs of the FSM block as well as the internal state of the FSM (in Fig. 43, the row named with the name of the component: 'deriv.fsm'). The user can connect standard digital components to the FSM block and therefore simulate digital systems characterised by a functional division between architecture and controller, the last one being implemented by

a finite state machine.

If a student wishes to compare the results with the ones obtained by traditional synthesis, he can proceed manually using the table of transitions or the ASM chart in order to obtain a traditional structure with a state register made by flip-flops and a combinational network based on logic gates.

A simple example

In following screen shots of the d-FsM (Fig. 44a,b,c), you can see the drawing of an ASM diagram, followed by a preliminary verification in the internal timing simulator.

- d) the student picks-up state blocks from the bin on the Tool Bar (Fig. 44a), then
- e) adds conditional blocks (Fig. 44b) and, by last,
- f) connect logically them using lines (Fig. 44c).

At every step, when needed, the student sets properties of each introduced block.

🎕 Finite State Machine Simulator - [edgedeted	:tor_a.fsm] - [AS 🔳 🗖 🗙
🧱 File Edit View Simulation Window Help	_ 8 ×
🕂 🗠 🔚 🧏 Р 🛛 🔍 🔍 🗆	□ ◇ ⊂ ↓ 🔪 🖪 🔲 📕
10	
	State Block
	Name: a Active Outputs:
	Code:
A4: (69, 50)	
	IV State at Heset activation

Fig. 44a: The student inserts state blocks, setting their properties.



Fig. 44b: The student inserts conditional blocks, setting their properties.



Fig. 44c: The student inserts logical path (the green lines, no property needs to be set). Note that the line arrows are automatically added.

The diagram describes an edge detector. Each time the input 'IN' presents a transition ('0' to '1', or '1' to '0'), an output pulse, of the duration of one clock cycle, is generated.

To verify its behaviour, it is possible simulate it with the d-FsM. The timing simulation of the d-FsM is only functional: it don't take in count component delays, for instance, because it simulates directly the algorithm, without synthesize the network in term of gates and flip-flops. Fig. 45 shows the results of the simulation. As expected, the output line OUT goes 'high' for one clock cycle each time the input line IN presents a level transition.



Fig. 45: The simulation results for the edge detector described above.

In Fig. 46 is reported the ASM transition table describing the designed FSM, as well as the preview of the automatically generated symbol of the new component.

🗖 ASM Table 📃 🗖 🔀				
	IN	State	OUT	Next State
1	0	00	0	00
2	1	00	0	01
3	0	01	1	10
4	1	01	1	10
5	0	10	0	11
6	1	10	0	10
7	0	11	1	00
8	1	11	1	00



Fig. 46: The ASM transition table describing the component, on the left, and the generated symbol, on the right.

Now the component is ready to be imported in the d-DcS. We insert the component in a very simple way, loading it from file. An example of use of this component in the d-DcS is shown in the Fig. 47, where two instances of it are connected in a circuit composed also of standard gates.



Fig. 47: Two instances of the component are connected in a circuit composed of standard gates, in the d-DcS.

Then the student could verify the correct behaviour of the network under test, comparing d-DcS simulation results with those expected, in particular with the functional simulation produced by the d-Fsm. In Fig. 48, you see a screen shot of the timing simulation obtained with the d-DcS.

🖩 d-DcS - Timing Diagram - (Timing Interval Simulation mode)						
0 📽 🖬	Ba = Q, Q, <u>M</u> <u>M</u> <mark>M</mark> ▷ ■					
	0 1000 2000					
11 Clock						
edgedetec	(∞)(00)(01)(10)(11)(00)(01)(10)11)00				
edgedetec	×(00)(01)(10)(11)(00					
👬 Reset						
¦⊮ In_B						
ln_A						
🛛 Out_A						
🗐 Out_B						
	44 4 4 4 5 5 5 5 4	• •				
	Set the Timing Interval Simulation [TIS] mode	4 nS/pixel				

Fig. 48: Timing simulation of the previous network, obtained with the d-DcS.



This image from the Tapestry of Bayeux, Bayeux Cathedral, France

A simple example of interaction between **Deeds** browsers and d-FsM

As in the example applied to the Deeds with the d-DcS, in Fig. 49 a list of laboratory assignments is opened in the Deeds main browser.

🏇 1	🏶 Deeds - [Electronic System Design 1 (INF) - Laboratory Sessions]					
File	<u>File R</u> un <u>T</u> ools <u>O</u> ptions <u>H</u> elp					
1	Home	Image: Open Imag	icE d-SrB			
ا ء 1		 6.3 Maximum clock frequency of a synchronous sequential network 6.4 Analysis of asynchronous up and down counters 	00220 00230			
Dee	7 Analysis of sequential networks as finite state machines Download					
	2004.04.19	Assignments:	Report			
		7.1 <u>Re-thinking a synchronous counter as Finite State Machine (FSM)</u>	00240			
	7.2 Reverse-engineering a synchronous sequential circuit 00250					
	8	Design of simple finite state machines	Download			
	2004.04.26	Assignments:	Report			
	2004.04.20	8.1 Design of a synchronous mod-5 up/down counter	00270			
		8.2 Design of a simple serial line receiver	<u>00280</u>			
	9	Design of finite state machines Download				
	2004.05.03	Assignments:	Report			
		9.1 Design of a timing sequence generator	00290			
	9.2 Design of a serial data processor 00300					
	10	Design of a serial-programmable pulse generator	Download			
	2004.05.10	Assignments:	Report 🔽			
file:\\	ile:\\\D:\DeedsProject\WebSite\NetPro\Deeds\LearningMaterials\LM\00240_Re_Thinking_Sync_Col Electronic System Design 1 (INF) - Labc 📈					

Fig. 49: A list of laboratory assignments, with use of d-FsM, opened in the Deeds main browser.

The student executes the assignment # 8.1: "Design of a synchronous mod-5 up/down counter". As in the example related to the d-DcS, with a click of the user on the link, the specific assignment will be opened in the Assistant (Fig. 50a and 50b).



Fig. 50a: The specific laboratory assignment, opened in the Assistant browser (first page).

The assignment asks the user to design a synchronous mod-5 up/down counter, using the Finite State Machine Simulator.

In the laboratory assignment (Fig. 50a) is explained that the counter should generate a numerical sequence on the outputs QC, QB and QA, depending from the line input EN and DIR. The counter is synchronous with the clock CK and it is initialized by an asynchronous Reset input. In particular, the input DIR defines the count direction (up or down), and the input EN enables the count operation, that will take place on every clock positive edge.

In Fig. 50b, the assignment continues with a suggestion: to download an ASM diagram template, to be guided toward the solution. If the student use this option, he or she could concentrate better on the argument, instead of build from scratch the solution, bothering with the simulator details and spending time in less useful and distracting tasks. The option is not mandatory, however, and the student can freely activate the simulator without using the template.

1	Back Forward Menu	
	You can use the <u>ASM diagram template</u> provided, where you'll find the state variables X,Y and Z already defined, as well as the outputs QC, QB and QA, and the inputs DIR and EN. In the template, the codes of five states have been also defined. At the reset , the counter should start from zero. For this reason, the 'a' state is the 'Reset' state (i.e. the 'starting' state of the FSM, at the activation of the asynchronous !Reset). In the template, as it is convenient in the present case, the state codes have been assigned equal to the outputs values ($X = QC$, $Y = QB$ and $Z = QA$).	
N. LAND & SALLARD	Verify, using the timing simulation D , the correct sequence of the output values and the state codes. Once you have finished the FSM design, you can import it in the d -DeS as a component. You can use the d DeS advances to template	
ALC: NO	provided, and complete it with the FSM component. Repeat the simulation of the counter with the d-DcS timing simulator	

Fig. 50b: The specific laboratory assignment, opened in the Assistant browser (second page).

To download the template, it is necessary only a simple click on the link in the text. The d-FsM will be activated, and the file downloaded from the web site, automatically. In Fig. 51 you see the suggested template, as downloaded in the simulator.

髂 Finite State Machine Sin	nulator - [ex00270_	1_tem.fsm] - [ASM Stat	e Chart]	
🎆 Eile Edit View Simulation	<u>W</u> indow <u>D</u> eeds <u>H</u> elp			_ 8 ×
📙 🔁 🗁 🔛 🏝 🛛 🛠 P] @, @, ⊏	1 < 0 J 🔪 🖪 🛛	3	
. 000	001	010	011	100 💻
l ()	Ф	QB 0	QB,QA	^{oc} e
A4: (111, 22)				11

Fig. 51: The downloaded ASM diagram, template of the solution.

In the template, as the text of the assignment explains, the student will find some important definition already set: the state variables X,Y,Z, the outputs QC, QB, QA and the inputs DIR and EN. The necessary five state blocks are already drawn.

In Fig. 52a,b,c are displayed the pre-defined properties, as they appear in the Input/Output dialog windows, that the user activates with the tool bar command $\frac{16}{100}$.



Fig. 52a,b,c: The three pages of the Input/Output dialog window, used to define inputs, outputs and state variables .

Note that the specification requires that the 'a' state will be the 'Reset' state, i.e. the 'starting' state of the component at the activation of the asynchronous !Reset. Also this characteristic has been pre-defined in the template, as the 'a' state appears in the drawing with a *little diamond* placed on it.

Actually, all the states properties have been pre-defined in the template. The user can modify this properties opening the Property Window. This can be left aside to the editor, during the operations (to open it, press the tool bar button $\stackrel{P}{\longrightarrow}$). In Fig. 53 you see the Property Window, as it appears when the user select the 'a' state block (with a mouse click on it).



Fig. 53: The property window, displaying the properties of the 'a' state.

For a state block, the user can set or change the symbolic name ('a' in the present case), the state code ('000', here), and the active outputs (none, in the example). The check box on the left imposes this one as 'Reset State'.

The user is asked to complete the ASM diagram and, using the timing simulation integrated in the d-FsM, to verify the correct sequence of output values and state codes. The user will start drawing, adding path lines and diamonds, as required by the requested functionality.

In Fig. 54 you see the Property Window, as it appears when the user select a condition block. The user can change the orientation of the diamond connections and the condition, chosen among the input variables ('DIR' in this example).



Fig. 54: The property window, displaying the properties of a condition block.

Once the student have finished the design, the next step required is to verify the behaviour of the counter with the timing simulator of the d-FsM itself (Fig. 55).



Fig. 55: The finished ASM diagram, and its timing simulation, in the d-FsM.

When the user clicks on the 'Clock' button, the internal simulator evaluates next state and outputs (according to the current input values) and displays the results on the time diagram.

At the same time, in the editor window, the corresponding new state is *highlighted* (with a coloured frame around it, see Fig. 55). This is an important feature, because a major difficulty, for a beginner, is to understand the correspondence between states and events time sequence.

Finally, when the behaviour of the component satisfies all the required specifications, the component could be imported in the d-DcS (see the assignment, Fig. 50b). Also in this case, a simple d-DcS schematic template is provided, to speed up the operations; it can be easy downloaded and opened in the d-DcS with a click on the hyperlink in the text. Once completed the schematic, the simulation of the counter could be repeated in the d-DcS timing simulator (Fig. 56).



Fig. 56: The finished d-DcS schematic, and the timing simulation of the component, in the d-DcS.

As in the example related to the d-DcS, at this point the student will compile and deliver a report about its work. As already seen, in the assignments page, a link is set to download a report template file (Fig. 57).

*	🌤 Deeds - [Electronic System Design 1 (INF) - Laboratory Sessions]						
Eile	<u>File Run Iools Options H</u> elp						
and the second s	Home	Open Image: Constraint of the second s	d-McE d-SrB				
- spe	7	Analysis of sequential networks as finite state machines	Download				
ě	2004.04.15	Assignments:	Report				
	7.1 <u>Re-thinking a synchronous counter as Finite State Machine</u> (FSM)						
		7.2 Reverse-engineering a synchronous sequentic incuit 00250					
	8	Design of simple finite state machines	Download				
	2004.04.26	Assignments:	Report				
	2004.04.26	Assignments: 8.1 Design of a synchronous mod-5 up/down counter	<u>Report</u> 00270				
	2004.04.26	Assignments: 8.1 Design of a synchronous mod-5 up/down counter 8.2 Design of a simple serial line receiver	Report 00270 00280				
	2004.04.26 9	Assignments: 8.1 Design of a synchronous mod-5 up/down counter 8.2 Design of a simple serial line receiver Design of finite state machines	Report 00270 00280 Download				
	2004.04.26 9 2004.05.03	Assignments: (8.1 Design of a synchronous mod-5 up/down counter (8.2 Design of a simple serial line receiver (Design of finite state machines (Assignments: (Report 00270 00280 Download Report				
	2004.04.26 9 2004.05.03	Assignments: (8.1 Design of a synchronous mod-5 up/down counter (8.2 Design of a simple serial line receiver (Design of finite state machines (Assignments: (9.1 Design of a timing sequence generator (Report 00270 00280 Download Report 00290				
	2004.04.26 9 2004.05.03	Assignments: (8.1 Design of a synchronous mod-5 up/down counter (8.2 Design of a simple serial line receiver (Design of finite state machines (Assignments: (9.1 Design of a timing sequence generator (9.2 Design of a serial data processor (Report 00270 00280 Download Report 00290 00300				

Fig. 57: Also in this case, the student will download the report template to speed up its compilation and delivering.

In Fig. 58 is displayed the report template prepared for this laboratory assignment, downloaded and ready to be edited.

a aboo_template.doc - microsoft word	\times
<mark>: File Modifica <u>V</u>isualizza Inserisci Fo</mark> rmato <u>S</u> trumenti Iabella Fi <u>n</u> estra <u>?</u>	×
🗈 😂 📕 💪 🚔 🛃 🖄 🖤 🎎 🔤 🛍 🗠 🗠 - 🗠 - 😣 🎫 🖣 💷 🖽 Lettura	++ 7
፤ Titolo + Casella : ▼ Arial	++ ₹
X · · · 1 · · · 2 · · · 3 · · · 4 · · · 5 · · · 6 · · · 7 · · · 8 · · · 9 · · · 10 · · · 11 · · · 12 · · م	
Deliverable n. 8	
(ESD TINE, 2003/2004 – Laboratory Session #8)	
Design of Simple Finite State Machines	
Group # nn - <name 1="" and="" surname=""> - <name 2="" and="" surname=""></name></name>	
Assignment 8.1: Design of a synchronous mod-5 up/down counter	
Assignment 8.1: Design of a synchronous mod-5 up/down counter 1) d-FsM ASM Diagram	
Assignment 8.1: Design of a synchronous mod-5 up/down counter 1) d-FsM ASM Diagram paste here the ASM Diagram	
Assignment 8.1: Design of a synchronous mod-5 up/down counter 1) d-FsM ASM Diagram paste here the ASM Diagram 2) d-FsM Timing diagram paste here the timing diagram	
Assignment 8.1: Design of a synchronous mod-5 up/down counter 1) d-FsM ASM Diagram paste here the ASM Diagram 2) d-FsM Timing diagram paste here the timing diagram	
Assignment 8.1: Design of a synchronous mod-5 up/down counter 1) d-FsM ASM Diagrampaste here the ASM Diagram 2) d-FsM Timing diagrampaste here the timing diagram 3) d-DcS Schematicpaste schematic	
Assignment 8.1: Design of a synchronous mod-5 up/down counter 1) d-FsM ASM Diagrampaste here the ASM Diagrampaste here the timing diagrampaste here the timing diagram 3) d-DcS Schematicpaste schematic Ad DeS Timing diagram	
Assignment 8.1: Design of a synchronous mod-5 up/down counter 1) d-FsM ASM Diagrampaste here the ASM Diagrampaste here the timing diagrampaste schematicpaste schematic 4) d-DcS Timing diagrampaste here the timing diagram	▼ ± •
Assignment 8.1: Design of a synchronous mod-5 up/down counter 1) d-FsM ASM Diagrampaste here the ASM Diagrampaste here the timing diagrampaste here the timing diagrampaste schematic 3) d-DcS Schematicpaste here the timing diagrampaste	▼ ± ⊕ ∓
Assignment 8.1: Design of a synchronous mod-5 up/down counter 1) d-FsM ASM Diagrampaste here the ASM Diagrampaste here the timing diagrampaste here the timing diagrampaste schematic 4) d-DcS Timing diagrampaste here the timing diagramp	▼ ± ↔ ∓

Fig. 58: The report template for this laboratory assignment assignment.

The timing diagram window

In this window (Fig. 59) the timing diagram of all the signals is constructed, during the simulation, in a interactive mode. The timing diagram displays the Input and Output signals and, at bottom, the current State, by symbolic name and by code.



Fig. 59: The Timing Diagram window of the d-FsM.

In the default mode, the user clicks on the 'Clock' button to advance the simulation by one step (a clock cycle).

CLOCK

If the tool bar button 0 is checked, the simulation step is automated (the execution speed is controlled by the tool bar cursor $\fbox{0}$).

To toggle Input signal values, the user clicks on the Input signal buttons, under the 'Clock' button. In the

example of Fig. 59, the button is

The button $\overset{\bullet}{\&}$ restarts simulation (from time = 0).

IN

The button activates the ASM Table window (Fig. 60). In this table Inputs, Outputs and current and next States are expressed in a compact, tabular form.

🗖 ASM Table 📃 🗖 🔀				
	IN	State	OUT	Next State
1	0	00	0	00
2	1	00	0	01
3	0	01	1	10
4	1	01	1	10
5	0	10	0	11
6	1	10	0	10
7	0	11	1	00
8	1	11	1	00

Fig. 60: The ASM Table window.

d-FsM: Menu Commands

The menu of the Finite State Machine Simulator allows the user to access all the function of the application. The ToolBars replicate most of the commands already in the menu, to speed up user operations.

— - • •	•	— — # –			ŧ	- — — - <u></u>		ġ ġ ġ ġ
File Menu								
		1	Fin	ite Sta	ate Ma	chine Sim	nulato	
		1	File	Edit	View	Simulation	Wind	
			ß	New		Ctrl	+N	
		L .	۵	Open		Ctrl-	+0	
				Save		Ctrl	+S	
				Save A	ls			
				Close				
				Export	VHDL			
			A	Print Fi	ile			
			A	Paper	Setup			
		📼 1 deriv.fsm						
			-	2 Lab	_08_es	_01_full.fsm		
			0	3 ex00	0270_1	_tem.fsm		
			<u>,</u> (4 edge	edetect	or.fsm		
			. – I	5 edg	edetect	or_c.fsm		
				6 edg	edetect	or_b.fsm		
				7 edg	edetect	or_a.tsm		
			_	8 Derr	V_UC.P	sm		
				Exit				
			Eia	61: Th	o d Esl	1 "Eilo" mo	201	
			гıу.	01. 11	e u-r si		iu.	
New								
	Commai	nd to c	rea	te a ne	ew Fin	ite State M	achin	e file.
Open								
,	Command to open a Finite State Machine file. The file can be also downloaded directly from a web site.							
Save								C1
	Commai	and to save current Finite State Machine file.						
Save as								
	Commar different	Command to save current Finite State Machine file with a different name or in a lifferent position.						

Close

Command to close the current Finite State Machine.

Export VHDL

Command to export the Finite State Machine ASM diagram in VHDL language. It shows a window with the equivalent VHDL code, generated from the internal data base (Fig. 62).

📽 VHDL Code				
LIBRARY ieee; USE ieee.std_logic_1164.ALL;				
ENTITY deriv IS PORT(>Clock & Reset: Ck: IN std_logic; Reset: IN std_logic; >Inputs: IIN: IN std_logic; >Outputs:	E			
OOUT: OUT std_logic); END deriv;	- 11			
ARCHITECTURE behave OF deriv IS (Behavioral Description) TYPE states is (state_a,				
Next State Combinational Logic	🔽			
	>			
Copy Save Close	Help			

Fig. 62: The VHDL code window.

If you wish to save the generated code in a file, click on the 'Save' button: you will prompted to chose a name file, before to save it. If you want include the VHDL code in another text file, click on the 'Copy' button to pass all the VDHL code onto the 'clipboard', ready to be pasted in a code editor of your choice.

Print

Command to print the Finite State Machine ASM diagram.

Paper Setup

Command to define current paper format and orientation. It displays the Paper Setup dialog window (Fig. 63).

Paper Setup	×
Paper Format:	
A4 - (21 x 29,7 cm)	
OK Cancel Help	

Fig. 63: The Paper Setup dialog window.

Recent Files List

Commands to re-open the most recent files. Up to 8 recent files can be reopened with this list. The symbol that is displayed on the left of the file name means that:

ļ	The file has been stored by the user on the local disk or network.
	The file has been downloaded from a web site, but it has not been saved (yet) on the local disk or network.
®	The file has been loaded from a local courseware, where it is read only and it has not been saved (yet) on the local disk or network.

Exit

Standard command to close the application.



Fig. 65: The three pages of the Input/Output dialog window, used to define inputs, outputs and state variables .

ew Menu	
	State Machine Simulator -
	View Simulation Window Dee
	Com In
	P Property ToolBox Ctrl+P
	Drawing Grid Ctrl+G
	🛁 Normal
	🔁 Page Layout

Fig. 66: The d-FsM "View" menu.

Zoom In, Out

Command to "zoom in" or "zoom out" the drawing.

Property ToolBox

Command to activate the "Property Window", that enables the user to set and modify the properties of the selected State Block, Conditional Block or Conditional Output Block. It shows four different "property pages", depending on the context (Fig. 67).

Properties State Block Name: b Active Outputs: Code: State at Reset activation	Properties
Properties	Properties

Fig. 67: The four pages of Property Window, used to define properties of state, conditional and conditional output blocks.

Normal

Command to set the "normal view" of drawing space (i.e. as uniform continuous background, only with the indication of drawing margins).

Page Layout

Command to set the view of the drawing space as a paper foil (i.e. with visible foil borders and shadows, together with drawing margins).
Tools Menu	
	Machine Simulator -
	Simulation Window Dee
	I Start Simulation
	Stop Simulation

Start Simulation

Command to start the functional simulation of the finite state machine represented by the currently ASM diagram. During simulation, the editor commands are inhibited, and the "Timing Diagram" window is displayed (Fig. 59).

Stop Simulation

Command to stop simulation and return to the edit mode of the ASM diagram. Four commands to rotate an object (during its insertion) to the specified direction.

Window Menu	,
	ulator - [deriv.fsm] - [A
	Window Deeds Help
	Tile Vertical
	Tile Horizontal
	Cascade
	Arrange Icons
	✓ 1 ASM State Chart
	Fig. 69: The d-FSM "Window" menu.
Tile Vertical	
	Command to tile vertically the opened windows (the graphical editor, the timing diagram, the ASM table).
Tile Horizontal	
	□ Command to tile horizontally the opened windows (as above).
Cascade	7
	Command to cascade diagonally the opened windows (as above).
Arrange Icons	7
	Command to reorder the icons of the iconized windows, at the bottom of the main window.
Opened windows list	

Command to switch focus among the opened windows within the main window.

Deeds Menu	
	[deriv_fsm] - [ASM State Cha
	Deeds Help
	Switch to Deeds Ctrl+F7 Switch to Last F7 Switch to Next Shift+F7
	Fig. 70: The d-FsM "Deeds" menu.
Switch to Deeds	Command to switch focus to the Deeds main browser.
Switch to Last	Command to switch to the tool that was 'last on top' before switching to the currently opened instance of the d-DcS.
Switch to Next	Command to switch focus among all active Deeds applications, in order of activation.

Help Menu	
	.fsm] - [ASM State Chart]
	Index
	License Agreement
	Version Notes
	About
	Fig. 71: The d-FsM "Help" menu.
Index	Command to open the d-FsM Help System (disabled in this version).
License Agreement	
	Command to display the Licence Agreement.
Version Notes	Command to display the Deeds "Version Notes" file.
About	Command to display the d-FsM 'splash' window dialog.

Deeds: The Micro Computer Emulator **d-McE**





This image from the ancient (and mysterious) Piri Reis map (1513)

Introduction

With the Micro Computer Emulator *d-MCE*, the user can practice programming at assembly language level (Fig. 72). It functionally emulates a board including a CPU, ROM and RAM memory, parallel I/O ports, reset circuitry and a simple interrupt logic. The custom 8 bit CPU, named DMC8, has been designed to suite our educational needs, and it is based on a simplified version of the well-known 'Z80-CPU' processor.



Fig. 72: The assembler code editor of the Micro Computer Emulator (d-McE).

The integrated source code editor enables user to enter assembly programs, and a simple command permits to assemble, link and load them in the emulated system memory.

The execution of the programs can be run step by step in the interactive debugger (Fig. 73). In the debugger, as in professional tools, the user can evaluate the contents of all the structures involved in the hardware / software system, by stepping the execution of the programs.



Fig. 73: The assembler-level debugger of the Micro Computer Emulator.

Micro Computer Emulator - [Code.mc8]	
Elle Edit Project Emulation Deeds Options View Help	
Board Editor Debugger	
CAPS INS NUM	1

Fig. 74: The emulated board, as represented in the Micro Computer Emulator.

A simple example

In the following screen shot (Fig. 75) you can see an assembly program edited in the d-McE code editor. The code editor supports syntax highlighting. The code of the DMC8 microprocessor assembly is mainly the same of the well-known 'Z80-CPU' processor, but reduced of some instructions, to simplify and 'linearize' the instruction set.



Fig. 75: The editing phase of an assembly program, in the d-McE.

The microprocessor architecture is documented in the help system. This presents topics to the user as a "multi-page" window (Fig. 76).

The instruction set is documented 'on line', to help the user in writing the assembly programs (examples in Fig. 77 and 78).



Fig. 76: The DMC8 "architecture", as shown by the help-system.

Subprogram Call ar DMC8 Processor Ar	nd Return	Shift a	nd Rol 8 bits)	ate	Lo	Bit ad (1)	5 bits)	Input/Outpu	it Logic (8	Alfabetica bits)	al Order Arithmetic	Numeric (16 bits)	al Order ASCII co CPU Control Jun
Arithmetic /	Logic In	struc	tion	s (3	8 b	its)			j H		n	4	
Mnemonic	Symbolic Operation		s	z	Flag H P	s M N	с	Opcode 76 543 210	Hex	Bytes	M Cycles	Clock Cycles	Comments
ADD A, r	A ← A + r		1	1	1	/ 0	1	10 <u>000</u> r		1	1	4	r <u>Req</u>
ADD A, n	A ← A + n		1	1	1 1	/ 0	1	11 <u>000</u> 110 ← n →		2	2	7	001 C 010 D
ADD A, (HL)	A ← A + (HL	.)	1	1	1	/ 0	1	10 <u>000</u> 110		1	2	7	011 E
ADD A, (IX + d)	A ← A + (IX	+ d)	1	1	1 1	/ 0	1	11 011 101 10 <u>000</u> 110 ← d →	DD	3	5	19	101 L 111 A
ADD A, (IY + d)	A ← A + (IY	+ d)	1	1	1 1	/ 0	1	11 111 101 10 <u>000</u> 110 ← d →	FD	3	5	19	_
ADC A, s	A ← A + s +	CY	1	1	1 1	/ 0	1	<u>001</u>	1				s is any of
SUB s	A ← A - s		1	1	1 1	/ 1	1	<u>010</u>					- r, n, (HL), (IX+d), (IY+d),
SBC A, s	A ← A - s -	CY	1	1	1 1	/ 1	1	<u>011</u>	1				as shown for the ADD instruction.
AND s	A ← A AND	s	1	1	1 1	, 0	0	<u>100</u>	1				
OR s	A ← A OR s		1	1	0 1	, 0	0	<u>110</u>					 The underlined bits replace the
XOR s		s	1	1	0 1	• 0	0	<u>101</u>					ADD set.
CP s	A-s		1	1	1	/ 1	1	<u>111</u>					
INC r	r ←r + 1		1	1	1	/ 0	1	00 r <u>100</u>		1	1	4	
INC (HL)	(HL) ← (HL)	+ 1	1	1	1	/ 0		00 110 <u>100</u>		1	3	11	
INC (IX + d)	(IX + d) ← (IX + d) + 1		1	1	1	/ 0		11 011 101 00 110 <u>100</u> ← d →	DD	3	6	23	
INC $(IY + d)$	(IY + d) ←		1	1	1	/ 0		11 111 101	FD	3	6	23	

Fig. 77: An example of the 'on line' instruction set documentation: the Arithmetic and Logic instructions.

DMC8 Processor	Architecture	oad (8	bits)	L	.oad (16	6 bits) Arithn	netic/Log	gic (8 bits)	Arithme	tic (16 bits)	CPU Control Jur
Shift and I	Rotate Instru	ictio	ns		ji di						
Mnemonic	Symbolic Operation	s	F Z F	lags H P/V	N C	Opcode 76 543 210	Hex	Bytes	M Cycles	Clock Cycles	Comments
RLCA		•	0	• 0	1	00 000 111	07	1	1	4	
RLA		•••	0	• 0	1	00 010 111	17	1	1	4	
RRCA		• •	0	• 0	ţ	00 001 111	OF	1	1	4	
RRA	$47 \rightarrow 0 + CY$	• •	0	• 0	1	00 011 111	1F	1	1	4	
RLCr		1 1	0	ΡO	1	11 001 011 00 <u>000</u> r	СВ	2	2	8	r Reg 000 B
RLC (HL)		1 1	0	ΡO	1	11 001 011 00 <u>000</u> 110	CB	2	4	15	001 C 010 D 011 E
RLC (IX + d)	CT+ <u>(1×+9)</u> +	1 1	0	ΡO	1	11 011 101 11 001 011 ← d → 00 <u>000</u> 110	DD CB	4	6	23	100 H 101 L 111 A
RLC (IY + d)	(IA+9) (IA+9)	1 1	0	ΡO	1	11 111 101 11 001 011 ← d → 00 <u>000</u> 110	FD CB	4	6	23	
RL m		1 1	0	ΡO	1	010					m is any of r, (HL), (IX+d), (IY+d), as
RRC m		1 1	0	ΡO	1	001					shown for the RLCinstruction.
RR m	4 <u>7→0</u> +CY)	1 1	0	P O	1	<u>011</u>					Instruction format and States are the
SLA m	CY+7+-0+0	t t	0	P O	1	100					same as RLC.

Fig. 78: Another example of the 'on line' instruction set documentation: the Shift and Rotate instructions.

When the user wishes to verify the correctness of the written code, or when the coding is finished, he or she can launch the Assembler module, using the tool bar button . In Fig. 79 an example of assembling report, in case of error, is shown (a unknown label was found, and the offending line is pointed by a little symbol).



Fig. 79: The Assembler module reports an error in the source code.

When the code has been cleaned, and no syntax error is reported, the program can be tested in the debugger (Fig. 80).



Fig. 80: The Debugger module shows the program under test, the memory, the CPU registers, the I/O ports.

The first 'pane' in the window shows the CPU internal registers. For instance, at this moment of the program execution, the Program Counter register contains the value 003Ah (as you can see also in the last pane, where the current instruction to be executed in actually at this address).

The second pane displays the memory contents. The used memory locations are highlighted: they correspond to the object code under execution. The user can change manually each memory location.

The third pane represents the Input / Output port contents. The user can interact with these ports, changing the Input values, by clicking on the little round buttons (corresponding to the port bits), or writing the value in the field aside (in decimal or hexadecimal coding).

The last pane presents to the user the object code in execution, as loaded in memory, in numerical format (on the left) and in assembly source format (on the right).

The student can execute the program step by step, or by animation, a modality that resembles the real execution, but at 'human readable' speed. A cursor permits to regulate the animation speed to the needs of the test.

A simple example of interaction between **Deeds** browsers and **d-McE**

In Fig. 81 a list of laboratory assignments is opened in the Deeds main browser. The student has to attend the assignment # 4.1 of the course on Microcomputer: *"Asynchronous serial communication"*.



Fig. 81: A list of laboratory assignments, opened in the Deeds main browser.

With a click on the link, the assignment will open in the Assistant (see Fig. 82a and 82b).

De	shaa		Asv	nchro	nous	erial o	ommu	nicati	on		1060
1. mero; rypto; re ava e-seri he sta 1. (2. { 3. (oprocess graphs a idable in t ialisation undard for One star 8 data bit One stop	nd re-t he syste n and re-t mat use t bit (hi s, b7b bit (lo [*]	ed system ransmit en hardw e-seriali ed here f gh); gh); 0 (b7 ah w);	ead);	into and it will b of the se	other asy oe neces erial sign as serial	rs from a mchrono sary to v als. commun	an asynt us seria vrite a j	nronou 1 line. O progran s specifi	s serial in nly paral n that imp	e, lel por olement: ows:
4. 1	Bit/rate of	f 100 b:	its per se	econd.							
4. 1	Bit/rate of	f 100 b: b7	its per se b6	b5	b4	b3	b2	b1	b0	Stop	¢

Fig. 82a: The specific laboratory assignment, opened in the Assistant browser (first part).

In this assignment (Fig. 82a), we require to the student to write a program to receive and retransmit serial asynchronous information, using the parallel ports available in the d-McE. The program should take in charge the operation of de-serializing and serializing data. Also a simple cryptographic method is applied to data before retransmitting it.

In the assignment is described the format of the serial data packet (standard 8 bit asynchronous serial communication, without parity control). That protocol previews one start bit at '1', eight data bits b7..b0 (b7 ahead), one stop bit at '0'. It is defined a low bit rate (100 bits per second), with the aim to let the user concentrate on the basic tasks, without bothering too attention to timing problems.

The text continues suggesting to connect the input and output serial lines to specific bits of the available input and output ports (INPORT and OUTPORT).

The simple cryptographic operation requires that the program remember the previous transmitted byte and combine it in a byte-wise EXOR operation with the currently received one.

Y.	↔ → ■ Back Forward Menu
	Solution guidelines
To cap μS).	ture the start bit, the receiver samples ${f SERIN}$ with a period of 1/16 of the bit time (625
When t	he line goes high, the receiver continues to sample SERIN at the same rate. If the line is
sample	ed high for 8 times continuously, the receiver declares "recognised" the start bit and
assume	s to be at the middle of the bit time. On the contrary, the receiver re-starts operations,
looking	again for the next valid start bit.
If the re	eceiver recognises the start bit, it will continue sampling the line, but only once every bit
time (1	.0 mS), starting from the middle of the recognised start bit, acquiring the following 8 data
bits (b:	7 b0), and the stop bit .
If the st	top bit is wrong , the data bits are ignored and the system re-starts, waiting again for a new
start b	it.
If the st be seri	top bit is correct, the cryptographic operation takes place, and the resulting byte will ally transmitted, according to the defined standard, onto the SEROUT line.
The pro	ogram should start on activation of the system hardware RESET . Click here to load a <u>trace</u>
of a po	<u>ssible solution</u> .
Sugges	stions
For the	sake of simplicity, suppose that it is not possible to receive data when transmitting .
As sugg	gested in the solution trace, divide the assembly code in reusable subprograms, and suppose
availabl	le two delay subroutines named BITTIME (10 mS) and TIME16 (625 uS).

Fig. 82b: The specific laboratory assignment, opened in the Assistant browser (second part).

The theme continue with the guidelines for a possible solution, as the student, at the moment of this laboratory session, faces this kind of problems for the first time (Fig. 82b).

The Deeds let to get a trace of the solution, with a simple click on the specific link. It will be automatically downloaded and opened in the source code editor of the d-McE (Fig. 83). As usual, this approach let the user simplify the operations necessary to start with the 'true' work.

Micro Computer Emulator - [ex01060_1_tem.mc8]	
Eile Edit Project Emulation Deeds Options View Help	
Board Editor Debugger	
E d:] @ ex01060_1_tem.mc8	1
D:\ DeedsProject Asynchronous Serial Communication Deeds HTML Authors: <namel>, <name2></name2></namel>	
Circuits SERIN EQU ;input parallel port SEROUT EQU ;output parallel port MC8 Files (* mc8)	=
ORG 0000h ;'collegamento' al RESET Codemc8 JP 0100h Codemc8 0RG 0100h ESAME_06_02_2004.m 0RG 0100h	hardware
START: <iniz. pointer="" stack=""> CALL INIT LOOP: CALL <receiver subprogram=""> CALL <encription subprogram=""> CALL <transmitter subprogram=""> JP LOOP</transmitter></encription></receiver></iniz.>	
; initialization INIT: <clear and="" output="" port="" variables=""></clear>	
CAPS INS NUM	

Fig. 83: The Micro Computer Emulator, opened by a click on the web page. The editor shows the trace of the solution, automatically downloaded from the courseware site.

Note the icon visible on top of the editor page: . In this case the symbol indicates that the file has been downloaded from the web. When the user will save it on the local disk, this little icon will change in .

Once completed the assembly coding of the program, the student will compile it. If no syntax error has been found, the verification of the program functionality can start (Fig. 84).

Hicro Computer Emulator - [Solution.mc8]				
File Edit Project Emulation Deeds Options View Help				
Board Editor Debugger				
Animation Speed Clock Cic	oles: 85 La: rtial: 85	st: <mark>O</mark> III Reset Int		
REGISTERS	MEMORY			
Bit 7 0 Bit 7 0 IFF Å 00000000 00 F 00×0×000 0	Addr +0 +1 +2	+3 +4 +5 +	6 +7 +8 +9 +A +E	3 +C +D +E +
B 0 0 0 0 0 0 C 0 0 0 0 0 0 0 0 0 0 0 0	0010 FF FF FF	FF FF FF F	F FF FF FF FF FF	
	0020 FF FF FF	FF FF FF FF	F FF FF FF FF FF	FF FF FF 1
H 00000000 00 Warning			71	FFFFFFF
Bit 15				FF FF FF I
IX 000000000 00 🔥 Unknown I/O Address: 35h (53	d).			FFFFFFF
INStruction execution aborted,	and execution pause	ed.		
SP 0000000 00	OK)			
	Addr Op Code	Label :	Istruction	Comment 🔼
	0106 CD2401	LOOP .	CALL RECEPTION	
	0109 CD5901		CALL ENCRIPTION	
	010C CD5E01		CALL TRANSMISSIO	
TU0	010F C30601		JP LOOP	
[00]OA0000000000000000000000000000000000	0112 3800	INIT	LD A,OOH	
	0114 210000		LD HL,00H	
[01] OB000000000000000000000000000000000000	0117 110000		LD DE,00H	
	011A 010000		LD BC,00H	
	0110 0335		DUT (SERUUT),A	
		s <i>b</i>	100000 1	
CAPS INS NUM				

Fig. 84: The program under test in the interactive debugger of the d-McE: a Warning has be sent to the user.

In Fig. 84 the program is 'Animated' by the student, i.e. it is automatically executed step by step, at a 'human readable' speed. The speed is controlled by the cursor visible on the tool bar ("Animation Speed").

In this example, a typical warning message is generated by the debugger. In a real case, if a port hardware address is not correctly instanced in the program code, unpredictable events could result. By the learner point of view, it could be very difficult realize what really happens in the system.

The d-McE debugger, instead, has been designed to track many common mistakes, reporting them to the student before then unwanted results could complicate the understanding of the wrong behaviour of the program.

In the present case (Fig. 84), the processor should execute the OUT instruction at address 011Dh. But the address instanced by the instruction is 35h, while no port has been set to respond to this address. So, the student has two possibilities: to return to the editor and change the source code, adapting it to the board setup, or to change the board setup.

To change the board setup, for instance, it is possible to activate (with a right-click on the port pane) the "I/O Ports Address Decoding" dialog window (Fig. 85).



Fig. 85: Port addresses can be modified in the "I/O Ports Address Decoding" dialog window.

Another possibility, that resembles the real case, is to switch the current d-McE "page" and visualize the physical board, as seen in Fig. 74. Now it is possible to toggle, with a mouse click, the address 'dip-switches' that define the hardware address decoding (Fig. 86).

IA, IB, IC and ID are the addresses of the four parallel input ports available on board; OA, OB, OC and OD are those of the four output ports.

ani i	IA		ŌA	
AM	IB	Hanna	ОВ	
- and the second	IC ¢		oc	
220	D		OD	
OM -	25	SN DN		

Fig. 86: Port addresses can be modified by a mouse click on the simulated 'on board' dip switches.

When finished, the student had to compile and deliver a report. A template file for the report is available in the assignment page (see Fig. 87).

🏶 Deeds - [Electron	ic System Design 2 (EO) - Laboratory Sessions]	
<u>File Run T</u> ools Optic	ons Help	
Home	Open 4→ Open Image: Constraint of the second s	F d-McE d-SrB
2	String handling in assembly	Download
2003.12.16	Assignment: 2.1 String handling in assembly	<u>Report</u> 01040
3	Simulation of digital networks	Download
2004.12.23	Assignment:	Report
	3.1 <u>Micro-computer simulation of a Register/Counter</u>	<u>01050</u>
4	Serial communication	Download
2004.01.13	Assignment:	Report
	4.1 Asynchronous serial communication	<u>01060</u>
5	Parallel interfacing and interrupt handling	Download
2004.01.20	Assignment:	Report
	5.1 Introduction to parallel interfacing and interrupt handling	<u>01070</u>
	Electronic Sys	stem Design 2 (EO) - Lat //

Fig. 87: The student can download the report template to speed up its compilation and delivering.

In this case, the template presents only a header that permit to uniform all the report styles, making easier the teacher task (Fig. 88).

File Modifica Visualizza Inserisci Formato Strumenti Tabe 🎾 🥂
🔇 Indietro 🔹 🕥 👻 😰 🏠 🔎 Cerca 🤺 Preferiti 🎽
Indirizzo 🕘 http://www.esng.dibe.unige 🔽 🛃 Vai 🛛 Collegamenti 🌺 🐔 🗸
🛛 Commenti finali 💿 👻 🔨 🤣 🖓 🗸 🖏 😴 🖘 🎲 🛛 🚍 🖕
Deliverable n. 4 (ESD2 [EO, 2003-2004] – Laboratory Session #4)
Asvnchronous serial communication
-
Group # <u>nn</u> - <name 1="" and="" surname=""> - <name and<="" td=""></name></name>
Surname 2>
Surname 2>
Surname 2> Assignment 4.1: Asynchronous serial communication
Surname 2> Assignment 4.1: Asynchronous serial communication Cut and Paste from the d-McE editor, add comments if needed
Surname 2> Assignment 4.1: Asynchronous serial communication Cut and Paste from the d-McE editor, add comments if needed
Surname 2> Assignment 4.1: Asynchronous serial communication Cut and Paste from the d-McE editor, add comments if needed
Surname 2> Assignment 4.1: Asynchronous serial communication Cut and Paste from the d-McE editor, add comments if needed

Fig. 88: The simple template provided on the web page, that the student can download.

In the next figure, an example of complete report is displayed (Fig. 89).

遵 http://ne	etpro.evtek.fi/pdc/pdc/centre787/group2 💶 🗖 🗙
File Modific	:a Visualizza Inserisci Formato Strumenti Tabell 🎽 🧦
	🔹 🕑 - 🖹 🙆 🏠 🔎 Cerca 📌 Preferiti 🂙
Indirizzo	http://netpro.evtek.fi/pdc/pc 🔄 🄁 Vai 🛛 Collegamenti 🌺 🔩 🗸
Commenti f	inali 🔹 Mostra • 🎲 🎲 🛷 • 🗞 • 🛄 逃 • 🧊 🚘 💂
Assignment	4.1: Asynchronous serial communication
SERIN	EQU 33h
SEROUT	KQU 35h
	0RG 0000h
	JP 0100h
	ORG 0100h
START:	LD SP,0000h
	CALL INIT
LOOP-	CALL BECEPTION
	CALL ENCRIPTION
	CALL TRANSMISSION
	26 TOOL
INIT:	LD A, 00h
	LD HL, OOh
	LD BC 00b
	OUT (SEROUT), A
	RET
BITTIME:	NOP ;Delay equal to a 'bit time'
	RET
TIME16:	NOP ;Delay equal to a ('bit time' / 16) DRT
RECEPTION	: IN A, (SERIN)
	AND ODDODOOI
	JP Z, RECEPTION
	LD B, 8
CTRLSTART	: IN A, (SERIN)
	AND 00000001
= 🖪 🗉 🗇 🛙) [] · · · · · · · · · · · · · · · · · ·
E	Area sconosciuta

d-McE: Menu Commands

The menu of the Micro Computer Emulator allows the user to access all the function of the application. The ToolBars replicate most of the commands already in the menu, to speed up user operations.

File Menu		
	💝 Micro Computer Em	ulator - [Code
	File Edit Project Emulat	ion Deeds Opl
	🗅 New	Ctrl+N
	😅 Open	Ctrl+O
	Save	Ctrl+S
	Save As	
	Close	
	Close All	
	🞒 Print	Ctrl+P
	📼 1 Code.mc8	
	📼 2 Codemc8	
	🖾 3 ESAME_06_02_2004.r	nc8
	🖾 4 ESAME_06_02_2004.r	nc8
	📼 5 Esd2_EO_2004_04_05	5_es3.mc8
	🐵 6 ex01030_1_tem.mc8	
	Exit	Alt+X

Fig. 90: The d-McE "File" menu.

New	
	Command to create a new (void) source file. If one or more files not void are already in the editor, a new editor page is created.
Open	
	Command to open a source file. If one or more files are already in the editor, a new editor page is created, and the file will be opened in it. The file can be downloaded directly from a web site.
Save	
	Command to save current source file.
Save as	
	Command to save current source file with a different name or in a different position.
Print	
	Command to print the source file.

Recent Files List

Commands to re-open the most recent files. Up to 8 recent files can be reopened with this list. The symbol that is displayed on the left of the file name means that:

ļ	The file has been stored by the user on the local disk or network.
	The file has been downloaded from a web site, but it has not been saved (yet) on the local disk or network.
®	The file has been loaded from a local courseware, where it is read only and it has not been saved (yet) on the local disk or network.

Exit

Standard command to close the application.

Edit Menu						
		aw1				
		- M	iero Compu	iter Emula		
		File	Edit Project	Emulation		
		Bot	≌ Undo	Ctrl+Z		
		D	👗 Cut	Ctrl+X		
			🗎 Copy	Ctrl+C		
			🔁 Paste	Ctrl+V		
			X Delete	Ctrl+Del		
			Select All	Ctrl+A		
			🔍 Find	Ctrl+F		
		Fia 0	1: The d-McE	"Edit" menu	,	
		1 ig. 0		Luit monu		
Undo						
	Command to	undo f	the previous	operation (command tempora	ary ir
Cut	7					
out	 Command to	cut the	e selected pi	ece of text.	and put it onto the	e clip
	_			,		. 1
Сору						
	Command to	copy t	he selected	piece of tex	t onto the clipboar	d.
Paste	7					
Tuste	Command to	paste	the text from	n the clipboa	ard.	
	_	•				
Delete						
	Command to	delete	the selected	d piece of te	ext.	
Select All	7					
	 Command to	select	all the text i	n the editor.		
		• •				
Find						
	Standard con	nmand	I to search st	trings in the	text file opened in	the e

Project Menu	
	Computer Emulator - [Code.mc
	Project Emulation Deeds Options
	Ctrl+F9
	I/O Ports Address Decoding

Fig. 92: The d-McE "Project" menu.

Assemble

Command to compile (assemble) the assembly source file opened in the editor.

Informations

Command to show statistical information about the previous compile (assemble) operation. It shows the "Source Info" dialog window (Fig. 93).

Source Info	
Assembled lines:	93
Istructions:	63
Labels:	17
Close	

Fig. 93: The "Source Info" dialog window.

I/O Ports Address Decoding

Command to display the "I/O Ports Address Decoding" dialog window, that lets the user set the hardware addresses of the Input / Output ports (Fig. 94).



Fig. 94: The "I/O Ports Address Decoding" dialog window.

Emulation Me	nu			
	ter E	imulator - [C	ode.mc8]	
	Emu	lation Deeds	Options View	
	N 19	Animate	F9	
		Pause	Esc	
	i	Step	F8	
	:	Step Over	Ctrl+F8	
	0	Reset Board	Ctrl+F2	
	INT	Interrupt Reque	est F2	
	Ö	Partial Timer Re	set Ctrl+T	
	Fig. 0	E. The d MeE "	"Emulation" ma	
	Fig. 9	5: The d-IVICE	Emulation me	nu.
Animate	7			
	Debugger comm	and to "Anima	ate" the execu	tion of the program.
Pause	7			
	Debugger comm	and to pause	the "Animatic	n".
Ston	Ъ			
Step	 Debugger comm	and to execut	e one instruc	tion (the one pointed by the Progra

am Counter).

Step Over

This debugger command has the same effect of the previous "Step" command, except for a particular case, the execution of the CALL. When the Program Counter points to a CALL instruction, the Step Over command forces the execution of the program until the corresponding RET (return) instruction is found.

Reset Board

Debugger command to simulate the effect of a Hardware Reset.

Interrupt Request

Debugger command to simulate the effect of a Interrupt Request.

Partial Timer Reset

Debugger command to reset the 'partial' clock cycle.

	- — - - — - - - - -
Deeds Menu	
	tor - [Code.mc8]
	Deeds Options View Help
	Switch to Deeds Ctrl+F7
	Switch to Last F7
	Switch to Next Shift+F7
	Fig. 96: The d-McE "Deeds" menu.
Switch to Deeds	Command to switch focus to the Deeds main browser.
Switch to Last	Command to switch to the tool that was 'last on top' before switching to the currently opened instance of the d-McE.
Switch to Next	Command to switch focus among all active Deeds applications, in order of activation.

ptions Menu	
	io de .mc 8]
	Options View Help
	🖏 Configuration

Configuration

Command to change the application configuration (disabled in this version).

View Menu		
	8]	
	View Help	
	✓ Assembler Output	Ctrl+A
	 Directory browser 	Ctrl+B
	Simbol Table	F12
	Registers	•
	Object Code	•

Fig. 98: The d-McE "View" menu.

Assembler Output

Command to hide / show the "Assembler Output" message list (at bottom).

Directory browser

Commands to hide / show the "Directory Browser" (to the left of main window)..

Symbol Table

Command to hide or show the assembler Symbol Table window (Fig. 99).

Simbol Table				×
Label	Dec	Hex	Bin	
WHEELS	224	OOEOh	0000.0000.1110.0000	
VELREF	225	OOElh	0000.0000.1110.0001	_
EVAL	226	00E2h	0000.0000.1110.0010	
TIME	32768	8000h	1000.0000.0000.0000	
VEL_O	32769	8001h	1000.0000.0000.0001	
INTERRUPT	56	0038h	0000.0000.0011.1000	
UPDATE	70	0046h	0000.0000.0100.0110	
LOOP	80	0050h	0000.0000.0101.0000	
OUTPUT	91	005Bh	0000.0000.0101.1011	
RE_INIT	95	005Fh	0000.0000.0101.1111	$\mathbf{\nabla}$

Fig. 99: The Symbol Table window.



Extended View

Command to change the display mode of the Object Code pane of the Debugger (Compact View or Extended View).

—	· # # # # # # # # # # # #
Help Menu	
	Help
	? Index
	DMC8 Short Guide Ctrl+F1
	License Agreement Version Notes
	About
	Fig. 100: The d-McE "Help" menu.
Index]
	Command to open the d-McE Help System (disabled in this version).
DMC8 Short Guide	Command to open the DMC8 short programming guide.
License Agreement	Command to diaplay the License Agreement
	Command to display the Licence Agreement.
Version Notes	Command to display the Deeds "Version Notes" file.
About	

□ Command to display the d-McE 'splash' window dialog.

DMC8 Instruction Set

In this chapter all the instructions implemented in the DMC8 microprocessor are listed.

Load Instructions (8 bits)

	Symbolic			F	lags			Opcode			Μ	Clock	
Mnemonic	Operation	S	Ζ	Н	P/\	/ N	С	76 543 210	Hex	Bytes	Cycles	Cycles	Comments
LD r, r'	r ← r'	•	•	•	•	•	•	01 r r'		1	1	4	<u>r, r'Reg.</u>
LD r, n	r ← n	•	•	•	•	•	•	00 r 110 ← n →		2	2	7	000 B 001 C
LD r, (HL)	r ← (HL)	•	•	•	•	•	•	01 r 110		1	2	7	010 D 011 F
LD r, (IX + d)	r ← (IX + d)	•	•	•	•	•	•	$\begin{array}{rrrr} 11 & 011 & 101 \\ 01 & r & 110 \\ \leftarrow & d & \rightarrow \end{array}$	DD	3	5	19	100 H 101 L 111 A
LD r, (IY + d)	r ← (IY + d)	•	•	•	•	•	•	$\begin{array}{ccc} 11 & 111 & 101 \\ 01 & r & 110 \\ \leftarrow & d & \rightarrow \end{array}$	FD	3	5	19	
LD (HL), r	(HL) ← r	•	•	•	•	•	•	01 110 r		1	2	7	
LD (IX + d), r	(IX + d) ← r	•	•	•	•	•	•	$\begin{array}{ccc} 11 & 011 & 101 \\ 01 & 110 & r \\ \leftarrow & d & \rightarrow \end{array}$	DD	3	5	19	
LD (IY + d), r	(IY + d) ← r	•	•	•	•	•	•	$\begin{array}{ccc} 11 & 111 & 101 \\ 01 & 110 & r \\ \leftarrow & d & \rightarrow \end{array}$	FD	3	5	19	
LD (HL), n	(HL) ← n	•	•	•	•	•	•	$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	36	2	3	10	
LD (IX + d), n	$(IX + d) \leftarrow n$	•	•	•	•	•	٠	$\begin{array}{ccc} 11 & 011 & 101 \\ 00 & 110 & 110 \\ \leftarrow & d & \rightarrow \\ \leftarrow & n & \rightarrow \end{array}$	DD 36	4	5	19	
LD (IY + d), n	(IY + d) ← n	•	•	•	•	•	•	$\begin{array}{ccc} 11 & 111 & 101 \\ 00 & 110 & 110 \\ \leftarrow & d & \rightarrow \\ \leftarrow & n & \rightarrow \end{array}$	FD 36	4	5	19	
LD A, (BC)	A ← (BC)	•	•	•	•	•	•	00 001 010	0A	1	2	7	
LD A, (DE)	$A \leftarrow (DE)$	•	•	•	•	•	•	00 011 010	1A	1	2	7	
LD A, (nn)	A ← (nn)	•	•	•	•	•	•	$\begin{array}{cccc} 00 & 111 & 010 \\ \leftarrow & n & \rightarrow \\ \leftarrow & n & \rightarrow \end{array}$	3A	3	4	13	
LD (BC), A	(BC) ← A	•	•	•	•	•	•	00 000 010	02	1	2	7	
LD (DE), A	$(DE) \leftarrow A$	•	•	•	•	•	•	00 010 010	12	1	2	7	
LD (nn), A	(nn) ← A	•	•	•	•	•	•	$\begin{array}{ccc} 00 \ 110 \ 010 \\ \leftarrow & n & \rightarrow \\ \leftarrow & n & \rightarrow \end{array}$	32	3	4	13	
Notes:	r, r' means	s any	oft	her	egis	ters	A, B,	C, D, E, H, L.					
Flag Notation:	• = flag is r	∩ot a	ittec	ted.									

Load Instructions (16 bits) (first section)

	Symbolic			FI	ags			Opcode			Μ	Clock	
Mnemonic	Operation	S	Ζ	Н	P/V	N	С	76 543 210	Hex	Bytes	Cycles	Cycles	Comments
LD dd, nn	dd ← nn	•	•	•	•	•	•	00 dd0 001		3	3	10	dd Pair
								\leftarrow n \rightarrow					00 BC
								\leftarrow n \rightarrow					01 DE
LD IX. nn	IX ← nn	•	•	•	•	•	•	11 011 101	DD	4	4	14	10 HL
								00 110 001	21				11 SP
								\leftarrow n \rightarrow					
								\leftarrow n \rightarrow					
LD IY. nn	IY ← nn	•	•	•	•	•	•	11 111 101	FD	4	4	14	
								00 110 001	21				
								\leftarrow n \rightarrow					
								\leftarrow n \rightarrow					
LD HL, (nn)	$L \leftarrow (nn)$	•	•	•	•	•	•	00 101 010	2A	3	5	16	ĺ
	$H \leftarrow (nn+1)$							\leftarrow n \rightarrow					
								\leftarrow n \rightarrow					
LD dd. (nn)	$dd_{i} \leftarrow (nn)$	•	•	•	•	•	•	11 101 101	ED	4	6	20	ĺ
	$dd_{u} \leftarrow (nn+1)$							01 dd1 011			-	-	
								\leftarrow n \rightarrow					
								\leftarrow n \rightarrow					
LD IX. (nn)	$IX_{i} \leftarrow (nn)$	•	•	•	•	•	•	11 011 101	DD	4	6	20	
	$IX_{\mu} \leftarrow (nn+1)$							00 101 010	2A		-	-	
								\leftarrow n \rightarrow					
								← n →					
LD IY. (nn)	$IY_{L} \leftarrow (nn)$	•	•	•	•	•	•	11 111 101	FD	4	6	20	
	$ Y_{\mu} \leftarrow (nn+1)$							00 101 010	2A				
								\leftarrow n \rightarrow					
								\leftarrow n \rightarrow					
LD (nn), HL	$(nn) \leftarrow L$	•	•	•	•	•	•	00 100 010	22	3	5	16	
<i>、 n</i>	$(nn+1) \leftarrow H$							\leftarrow n \rightarrow					
								← n →					
LD (nn), dd	$(nn) \leftarrow dd_1$	•	•	•	•	•	•	11 101 101	DD	4	6	20	
<i>、 n</i>	$(nn+1) \leftarrow dd_{\parallel}$							01 dd0 011					
								← n →					
								\leftarrow n \rightarrow					
LD (nn), IX	$(nn) \leftarrow X $	•	•	•	•	•	•	11 011 101	DD	4	6	20	
. "	$(nn+1) \leftarrow X_{\parallel} $	1						00 100 010	22				
								← n →					
		1						\leftarrow n \rightarrow					
LD (nn), IY	$(nn) \leftarrow IY_1$	•	•	•	•	•	•	11 111 101	FD	4	6	20	
	$(nn+1) \leftarrow IY_{H}$							00 100 010	22				
								\leftarrow n \rightarrow					
								← n →					
LD SP, HL	$SP \leftarrow HL$	•	•	•	•	•	•	11 111 001	F9	1	1	6	
LD SP, IX	$SP \leftarrow IX$	•	•	•	•	•	•	11 011 101	DD	2	2	10	
								11 111 001	F9				
LD SP, IY	$SP \leftarrow IY$	•	٠	•	•	•	•	11 111 101	FD	2	2	10	
								11 111 001	F9				
Notes:	dd is any c	of the	e reg	iste	r pai	r B), DE	, HL, SP.					
	qq is any c	of the	e reg	iste	r pai	r B(C, DE	, HL, AF.					
Flag Notation:	 = flag is r 	<u>not a</u>	ffec	ted.									

(continue)

Load Instructions	(16	bits)	(second	section)	١
		MILUJ	(3000110	300000	,

Mnemonic	Symbolic Operation	S	7	Fla H	ags P/V	N	С	Opcode 76 543 210	Hex	Bytes	M Cycles	Clock Cycles	Comments
PUSH qq	$SP \leftarrow SP - 1$ (SP) $\leftarrow ggu$	•	•	•	•	•	•	11 qq0 101		1	3	11	<u>qq Pair</u> 00 BC
	$SP \leftarrow SP - 1$ (SP) $\leftarrow qq_1$												01 DE 10 HL
PUSH IX	$SP \leftarrow SP - 1$ (SP) $\leftarrow IX_{ij}$	•	•	•	•	•	•	11 011 101 11 100 101	DD E5	2	4	15	11 AF
	$SP \leftarrow SP - 1$												
PUSH IY	$SP \leftarrow SP - 1$	•	•	•	•	•	•	11 111 101	FD E5	2	4	15	
	$SP \leftarrow SP - 1$								20				
POP qq	$(SP) \leftarrow qq_L$	•	•	•	•	•	•	11 qq0 001		1	3	10	
	$(SP) \leftarrow Qq_H$ $SP \leftarrow SP + 1$												
POP IX	$(SP) \leftarrow IX_L$ SP \leftarrow SP + 1	•	•	•	•	•	•	11 011 101 11 100 001	DD E1	2	4	14	
	$(SP) \leftarrow IX_H$ SP \leftarrow SP + 1												
POP IY	$(SP) \leftarrow IY_{L}$ SP \leftarrow SP + 1	•	•	•	•	•	•	11 111 101 11 100 001	FD E1	2	4	14	
	$(SP) \leftarrow IY_H$ SP \leftarrow SP + 1												
PUSH qq	$SP \leftarrow SP - 1$ (SP) $\leftarrow gg_{11}$	٠	•	•	•	•	•	11 qq0 101		1	3	11	<u>qq Pair</u> 00 BC
	$SP \leftarrow SP - 1$												01 DE 10 HL
Notes:	dd is anv o	f the	e rec	iistei	r pai	r BC	DF	HL. SP.	I	I			l
qq is any of the register pair BC, DE, HL, AF.													
Flag Notation:	• = flag is r	not a	ffec	ted.	-								

Arithmetic and Logic Instructions (8 bits)

Mnemonic	Symbolic Operation	Flags SZHP/VNC	Opcode 76 543 210 Hex	M Byte Cycles	Clock Cycles	Comments						
			10.000 r	S 1	4							
ADD A, r	$A \leftarrow A + r$	↓ ↓ ↓ ∨ ∪ ↓	10 <u>000</u> 1		4	<u>r Reg</u>						
ADD A, n	A ← A + n	↓ ↓ ↓ V 0 ↓	11 <u>000</u> 110 ← n →	2 2	7	000 B 001 C						
ADD A, (HL)	$A \leftarrow A + (HL)$	1 1 1 V 0 1	10 <u>000</u> 110	1 2	7	010 D 011 E						
ADD A, (IX + d)	$A \leftarrow A + (IX + d)$	$\uparrow \uparrow \uparrow \lor \lor \lor \circ \uparrow$	$\begin{array}{c c} 11 \ 011 \ 101 \\ 10 \ \underline{000} \ 110 \\ \leftarrow d \rightarrow \end{array} DD$	3 5	19	100 H 101 L 111 A						
ADD A, (IY + d)	$A \leftarrow A + (IY + d)$	↑ ↑ ↑ ↓ ∨ 0 ↓	$\begin{array}{c c} 11 & 111 & 101 & FD \\ 10 & \underline{000} & 110 & \\ \leftarrow & d & \rightarrow & \end{array}$	3 5	19							
ADC A, s	$A \leftarrow A + s + CY$	↑ ↑ ↑ V 0 ↑	001			s is any of r, n, (HL).						
SUB s	$A \leftarrow A - s$	↑ ↑ ↑ V 1 ↑	010			(IX+d), (IY+d),						
SBC A, s	$A \leftarrow A - s - CY$	1 1 1 ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	<u>011</u>			as shown for the ADD instruction.						
AND s	$A \leftarrow A AND s$	↓ ↓ 1 P 0 0	<u>100</u>			The underlined bits replace the						
OR s	$A \leftarrow A \text{ OR } s$	↓ ↓ 0 P 0 0	<u>110</u>			underlined bits in the ADD set.						
XOR s	$A \leftarrow A XOR s$	↓ ↓ 0 P 0 0	<u>101</u>									
CP s	A - s	1 1 1 ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	<u>111</u>									
INC r	r ← r + 1	$\uparrow \uparrow \uparrow \lor \lor \lor \circ \bullet$	00 r <u>100</u>	1 1	4							
INC (HL)	(HL) ← (HL) + 1	$\uparrow \uparrow \uparrow \lor \lor \lor \circ \bullet$	00 110 <u>100</u>	1 3	11							
INC (IX + d)	(IX + d) ← (IX + d) + 1	↑ ↑ ↑ V 0 •	$\begin{array}{c c} 11 & 011 & 101 \\ 00 & 110 & \underline{100} \\ \leftarrow & d & \rightarrow \end{array}$	3 6	23							
INC (IY + d)	(IY + d) ← (IY + d) + 1	$\uparrow \uparrow \uparrow \lor \lor \lor \circ \bullet$	$\begin{array}{c c} 11 & 111 & 101 & \text{FD} \\ 00 & 110 & \underline{100} \\ \leftarrow & \text{d} & \rightarrow \end{array}$	3 6	23							
DEC m	M ← m - 1	\$ \$ \$ V 1 •	<u>101</u>			m is any of r, (HL), (IX+d), (IY+d), as shown for the INC instruction. DEC same format and states as INC. Replace <u>100</u> with <u>101</u> in opcode.						
CPL	$A \leftarrow \overline{A}$	••1•1•	00 101 111 2F	1 1	4	One's complement.						
NEG	A ← Ā - 1	$\uparrow \qquad \uparrow \qquad \downarrow \qquad \lor \qquad \lor$	11 101 101 ED 01 000 100 44	2 2	8	Two's complement.						
Notes: Flag Notation:	The V symbol in the P/V flag column indicates that the P/V flag contains the overflow of the operation. Similarly the P symbol indicates parity. r means any of the registers A, B, C, D, E, H, L. CY means the carry flip-flop. • = flag is not affected, 0 = flag is reset, 1 = flag is set, 1 = flag is set according to the result of the operation.											

|--|

	Symbolic			Fla	igs			Opcode			М	Clock		
Mnemonic	Operation	S	Ζ	Н	P/V	'N	С	76 543 210	Hex	Bytes	Cycles	Cycles	Com	nments
ADD HL, ss	$HL \leftarrow HL + ss$	•	•	\uparrow^2	•	0	↓1	00 ss1 001		1	3	11		
													SS	Reg.
ADC HL, ss	$HL \leftarrow HL + ss$	\uparrow^1	\uparrow^1	\uparrow^2	V^1	0	‡ ¹	11 101 101	ED	2	4	15	00	BC
	+ CY							01 ss1 010					01	DE
SBC HL, ss	$HL \leftarrow HL - ss$	\uparrow^1	\uparrow^1	\uparrow^2	V^1	1	\$ ¹	11 101 101	ED	2	4	15	10	HL
	– CY							01 ss0 010					11	SP
ADD IX, pp	$IX \leftarrow IX + pp$	•	•	\uparrow^2	•	0	\$ ¹	11 011 101	DD	2	4	15		
								00 pp1 001					рр	Reg.
ADD IY, rr	IY ← IY + rr	•	•	\uparrow^2	•	0	‡ ¹	11 111 101	FD	2	4	15	00	BC
								00 rr1 001					01	DE
INC ss	ss ← ss + 1	•	•	•	•	•	•	00 ss0 011		1	1	6	10	IX
													11	SP
INC IX	$IX \leftarrow IX + 1$	•	•	•	•	•	•	11 011 101	DD	2	2	10		
								00 100 011	23		<u>^</u>	40	-	_
INCIY	$IY \leftarrow IY + 1$	•	•	•	•	•	•	11 111 101	FD	2	2	10	rr	<u>Reg.</u>
DE0								00 100 011	23	4	4	0	00	BC
DEC SS	$ss \leftarrow ss - 1$	•	•	•	•	•	•	00 SS1 011		1	1	6	10	DE
DECIV		-	-	-	-			11 011 101		2	2	10	10	11 CD
DECIX	$IX \leftarrow IX - I$	•	•	•	•	•	•	00 101 011	2B	2	2	10		35
DECIV			•	•	•	•	•	11 111 101	ZD ED	2	2	10	4	
DECTI	11 ← 11 - 1		-	-	-	-	-	00 101 011	2B	2	2	10		
Notes:	The V symbol in	the [lan	colu	mn	indica	ates that the P//	flag co	ntains the	overflow c	f the oner	ation	
10103.	Ss means any o	f the	reai	sters				SP	nag co				ation.	
	Pp means any o	f the	reai	sters	s BC	; DI	= IX	SP						
	Rr means any of	f the	reais	sters	BC	. DE	E. IY.	SP.						
	16 bit additions a	are p	erfoi	med	d by	first	addi	ng the two low o	order eig	ht bits, an	d then the	two high o	order e	eight bits.
	¹ Indicates the f	lag is	s affe	ected	d by	the	16 b	it result of the op	peration	•		U		0
	² Indicates the flag is affected by the 8 bit addition of the high order eight bits.													
	CY means the c	arry f	flip-fl	op.						-				
Flag Notation:	 = flag is not aff 	ected	d, 0 :	= flag	g is	rese	et, 1 =	flag is set,						
1	↑ = flag is set ac	cordi	ina ta	o the	e res	sult d	of the	operation.						

CPU Control Instructions

	Symbolic			FI	ags			Opcode			Μ	Clock	
Mnemonic	Operation	S	Ζ	н	P/۱	/ N	С	76 543 210	Hex	Bytes	Cycles	Cycles	Comments
CCF		•	•	Х	•	0	1	00 111 111	3F	1	1	4	Complement
	$CY \leftarrow \overline{CY}$						·						carry flag.
SCF	CY ← 1	•	•	0	•	0	1	00 110 111	37	1	1	4	
NOP	No Operation	•	•	•	•	•	•	00 000 000	00	1	1	4	
HALT	CPU halted	•	•	•	•	•	•	01 110 110	76	1	1	4	
DI ¹	IFF ← 0	•	•	•	•	•	•	11 110 011	F3	1	1	4	
EI ¹	IFF ← 1	•	•	•	•	•	•	11 111 011	FB	1	1	4	
Notes:	The V symbol in	the	P/V	flag	colu	ımn	indica	ates that the P/V	' flag coi	ntains the	overflow o	f the opera	ation.
	Similarly the P s	ymbo	ol ine	dica	tes p	oarit	у.						
	¹ No interrupts a	are is	sue	d di	rectl	y af	ter a I	DI or El.					
	CY means the carry flip-flop.												
Flag Notation:	• = flag is not affected, 0 = flag is reset, 1 = flag is set, X = flag is "don't care",												
	\uparrow = flag is set according to the result of the operation.												

Jump Instructions

	Symbolic			Fla	ags			Opcode			М	Clock	
Mnemonic	Operation	S	Ζ	Н	P/\	/ N	С	76 543 210	Hex	Bytes	Cycles	Cycles	Comments
JP nn	PC ← nn	•	•	•	•	•	•	11 000 011	C3	3	3	10	
								\leftarrow n \rightarrow					
								\leftarrow n \rightarrow					
JP cc, nn	if cc is true,	٠	•	•	•	•	•	11 cc 010		3	3	10	cc Condition
	PC ← nn							\leftarrow n \rightarrow					000 NZ non zero
								← n →					001 Z zero
								,,					010 NC non carry
													011 C carry
													100 PO parity odd
													101 PE parity even
													110 P sign positive
													111 M sign
													negative
JP(HL)	$PC \leftarrow HL$	٠	•	•	•	•	•	11 101 001	E9	1	1	4	
, ,													
JP(IX)	$PC \leftarrow IX$	•	•	•	•	•	•	11 011 101	DD	2	2	8	1
· · /								11 101 001	E9				
JP(IY)	$PC \leftarrow IY$	•	•	•	•	•	•	11 111 101	FD	2	2	8	
. ,								11 101 001	E9				
Notes:													
Flag Notation:	ion: • = flag is not affected.												
- <u></u>	. 9												

Call and Return Instructions

	Symbolic	Flags						Opcode			М	Clock	
Mnemonic	Operation	S	Ζ	Н	P/V	'N	С	76 543 210	Hex	Bytes	Cycles	Cycles	Comments
CALL nn	$SP \leftarrow SP - 1$	•	•	•	•	•	•	11 001 101	CD	3	5	17	
	$(SP) \leftarrow PC_H$							← n →					
	$SP \leftarrow SP - 1$							← n →					
	$(SP) \leftarrow PC_L$												
	PC ← nn												
CALL cc, nn	if cc is true,	•	•	•	•	•	•	11 ccc 100		3	3	10	if cc is false
	$SP \leftarrow SP - 1$							\leftarrow n \rightarrow		3	5	17	if cc is true
	$(SP) \leftarrow PC_H$							\leftarrow n \rightarrow					
	$SP \leftarrow SP - 1$												
	$(SP) \leftarrow PC_L$												
	PC ← nn												
RET	$PC_{L} \leftarrow (SP)$	•	•	•	•	•	•	11 001 001	C9	1	3	10	
	$SP \leftarrow SP + 1$												
	$PC_{H} \leftarrow (SP)$												
	$SP \leftarrow SP + 1$												
+RET cc	if cc is true,	•	•	•	•	•	•	11 ccc 000		1	1	5	if cc is false
	$PC_{L} \leftarrow (SP)$									1	3	11	if cc is true
	$SP \leftarrow SP + 1$												
	$PC_{H} \leftarrow (SP)$												
	$SP \leftarrow SP + 1$												
RST p	$SP \leftarrow SP - 1$	•	•	•	•	•	•	11 t 111		1	3	11	t p
	$(SP) \leftarrow PC_H$												000 0000h
	$SP \leftarrow SP - 1$												001 0008h
	$(SP) \leftarrow PC_{L}$												010 0010h
	PC ← p												100 0020h
													100 002011 101 0028h
													110 0020h
													111 0038h
Notes:													
Flag Notation:	 = flag is not aff 	ected	J.										
<u> </u>													

Rotate and Shift Instructions

	Symbolic			Fla	ags			Opcode			Μ	Clock	
Mnemonic	Operation	S	Ζ	Н	ΡΛ	/ N	С	76 543 210	Hex	Bytes	Cycles	Cycles	Comments
RLCA		•	•	0	•	0	¢	00 000 111	07	1	1	4	
RLA		•	•	0	•	0	\$	00 010 111	17	1	1	4	
RRCA		•	•	0	•	0	¢	00 001 111	0F	1	1	4	
RRA	+ <u>7→0</u> +CY	•	•	0	•	0	\$	00 011 111	1F	1	1	4	
RLC r	CY+ [7← 0+ ⁾ r	\$	\$	0	Ρ	0	\$	11 001 011 00 <u>000</u> r	СВ	2	2	8	r <u>Reg.</u> 000 B
RLC (HL)	CY+ <u>7←0</u> + (HL)	\$	\$	0	Ρ	0	\$	11 001 011 00 <u>000</u> 110	СВ	2	4	15	001 C 010 D
RLC (IX + d)	CY+ 7+0 + (IX+d)	\$	\$	0	Ρ	0	\$	11 011 101 11 001 011 ← d →	DD CB	4	6	23	011 E 100 H 101 L
								00 <u>000</u> 110					111 A
RLC (IY + d)	CY+ <u>(7←0</u> +) (IY+a)	\$	\$	0	Ρ	0	\$	11 111 101 11 001 011	FD CB	4	6	23	
								\leftarrow $u \rightarrow$ 00 000 110					
RL m		\$	\$	0	Ρ	0	\$	010					m is any of r, (HL), (IX+d), (IY+d), as
RRC m	γ<u>−→</u>0]→ CΥ m	\$	¢	0	Ρ	0	¢	<u>001</u>					shown for the RLC
RR m	+ <u>7→0</u> +CY	\$	¢	0	Ρ	0	¢	<u>011</u>					instruction.
SLA m	<u>CY</u> + <u>7←0</u> +0 m	\$	¢	0	Ρ	0	¢	<u>100</u>					Instruction format
SRA m	+ <u>7→0</u> +CY m	\$	\$	0	Ρ	0	¢	<u>101</u>					and States are the same as RLC.
SRL m	0 →(<u>7</u>→0→(CY) m	\$	\$	0	Ρ	0	\$	<u>111</u>					Replace 000 with shown code.
RLD	0347 0347 A (HL)	\$	\$	0	Ρ	0	•	11 101 101 01 101 111	ED 6F	2	5	18	
RRD	0347 0347 A (HL)	¢	\$	0	Ρ	0	•	11 101 101 01 100 111	ED 67	2	5	18	
Notes:	The P symbol	in th	e P/	V fla	ig co	olum	in ind	icates that the F	P/V flag o	contains th	e parity of	the result	
	r means any o	t the	reg	ister	sA,	В, С), D,	E, H, L.					
Elag Notation:	• = flag is not a	carr	y III tod		µ. flac	ie ro	sot ·	1 = flag is set					
riag Notation.	\uparrow = flag is set according to the result of the operation												

Bit Handling Instructions

	Symbolic			FI	ags			Opcode			Μ	Clock	
Mnemonic	Operation	S	Ζ	Н	PΛ	/ N	С	76 543 210	Hex	Bytes	Cycles	Cycles	Comments
BIT b, r	_	Х	¢	1	Х	0	•	11 001 011	CB	2	2	8	r Reg.
	$Z \leftarrow r_b$							01 b r					000 B
BIT b, (HL)		Х	¢	1	Х	0	•	11 001 011	CB	2	3	12	001 C
	$Z \leftarrow (HL)_{b}$							01 b 110					010 D
BIT b, (IX + d)		Х	1	1	Х	0	•	11 011 101	DD	4	5	20	011 E
	$Z \leftarrow (IX + d)_b$							11 001 011	CB				100 H
								\leftarrow d \rightarrow					101 L
								01 b 110					111 A
BIT b, (IY + d)		Х	¢	1	Х	0	•	11 111 101	FD	4	5	20	
	$Z \leftarrow (IY + d)_b$							11 001 011	CB				
	. ,							\leftarrow d \rightarrow					
								01 b 110					
SET b, r	r _b ← 1	•	•	•	•	•	•	11 001 011	CB	2	2	8	b Bit.
								<u>11</u> b r					000 0
													001 1
SET b, (HL)	$(HL)_{b} \leftarrow 1$	•	•	•	•	•	•	11 001 011	CB	2	4	15	010 2
								<u>11</u> b 110					011 3
SET b, (IX + d)	$(IX+d)_{b} \leftarrow 1$	•	•	•	•	•	•	11 011 101	DD	4	6	23	100 4
								11 001 011	CB				101 5
								$\leftarrow d \rightarrow$					110 6
		ļ						<u>11</u> b 110			L		111 /
SET b, (IY + d)	$(IY+d)_{b} \leftarrow 1$	•	•	•	•	•	•	11 111 101	FD	4	6	23	
								11 001 011	CB				
								$\leftarrow d \rightarrow$					
	-							<u>11</u> b 110					
RES b, m	$m_b \leftarrow 0$	•	•	•	•	•	•	40					To form new
	$m \equiv r, (HL),$							<u>10</u>					opcode replace
	(IX+d),												11 OF SET D, S
	(IY+d)												with <u>10</u> . Flags
													the same
Notes:	The notation n	L inc	licat	loc k	hit b	(0 to	7) 01	f location m	I			1	uie saine.
NULES.	BIT instruction	Ib IIIC	uUdl	rforr	ncu	hv a	n hit						
Flag Notation:	• = flag is not a	affect	ted	0 =	flan	is re	set 1	I = flan is set X	= flag is	"don't car	۰.		
	1 = flag is not a	acco	rdin/	n to	the i	13 IC	lt of ti	he operation		uunitual	ς,		
\downarrow - has is set according to the result of the operation.													

Input and Output Instructions

	Symbolic			F	lage	5		Opcode			М	Clock	
Mnemonic	Operation	S	Ζ	Н	P/\	/ N	С	76 543 210	Hex	Bytes	Cycles	Cycles	Comments
IN A, (n)	A ← (n)	•	•	•	•	•	•	11 011 011	DB	2	3	11	R Reg.
								\leftarrow n \rightarrow					000 B
IN r, (C)	r ← (C)	€	¢	0	Ρ	0	•	11 101 101	ED	2	3	12	001 C
	. ,							01 r 000					010 D
OUT (n), A	(n) ← A	•	•	•	•	•	•	11 010 011	D3	2	3	11	011 E
	. ,							\leftarrow n \rightarrow					100 H
OUT (C), r	(C) ← r	•	٠	٠	٠	•	•	11 101 101	ED	2	3	12	101 L
	· · /							01 r 001					111 A
Notes:	The V symbol	in th	e P/	V fla	ig co	olum	nn indica	ates that the P/V	flag cor	ntains the	overflow o	f the opera	ation.
	Similarly the P	sym	bol	indio	cate	s pa	rity.						
	r means any of the registers A, B, C, D, E, H, L.												
Flag Notation:	 = flag is not affected, 0 = flag is reset, 1 = flag is set, 												
	↓ = flag is set a	accoi	rding	g to	the	resu	ilt of the	operation.					

DMC8 Instructions (in alfabetical order)

The instructions are 659, considering all the possible variations.

8E DD8E d	ADC A, (HL) ADC A, (IX + d)	FDCB d 46 CB47 CB40	BIT 0, (IY + d) BIT 0, A BIT 0, B	CB6F CB68	BIT 5, A BIT 5, B BIT 5, C
	ADC A, $(11 + 0)$				
ог 00				CDOA	DII 5, D
00					
09					
0A 0D					
					DIT 0, (IX + 0) $DIT 0, (IX + 0)$
			DIT 1, (IX + 0) $DIT 1, (IX + d)$		BIT 0 , (11 + 0)
			DIT 1, (IT + 0)		DII 0, A
				CB/1	
ED6A			BIT 1, C		BII 6, D
			BIT 1, D	CB73	BII 0, E
			BII 1, E	CB/4	BII 6, H
DD86 d	ADD A, $(IX + d)$		BII 1, H	CB/5	BII 6, L
FD86 d	ADD A, $(IY + d)$	CB4D	BII 1, L	CB/E	BIT 7, (HL)
87	ADD A, A	CB56	BIT 2, (HL)	DDCB d /E	BIT 7, $(IX + d)$
80	ADD A, B	DDCB d 56	BIT 2, (IX + d)	FDCB d /E	BIT 7, (IY + d)
81	ADD A, C	FDCB d 56	BIT 2, (IY + d)	CB/F	BIT 7, A
82	ADD A, D	CB57	BIT 2, A	CB78	BIT 7, B
83	ADD A, E	CB50	BIT 2, B	CB79	BIT 7, C
84	ADD A, H	CB51	BIT 2, C	CB7A	BIT 7, D
85	ADD A, L	CB52	BIT 2, D	CB7B	BIT 7, E
C6 n	ADD A, n	CB53	BIT 2, E	CB7C	BIT 7, H
9	ADD HL, BC	CB54	BIT 2, H	CB7D	BIT 7, L
19	ADD HL, DE	CB55	BIT 2, L	DC n n	CALL C, nn
29	ADD HL, HL	CB5E	BIT 3, (HL)	FCnn	CALL M, nn
39	ADD HL, SP	DDCB d 5E	BIT 3, (IX + d)	D4 n n	CALL NC, nn
DD09	ADD IX, BC	FDCB d 5E	BIT 3, (IY + d)	CD n n	CALL nn
DD19	ADD IX, DE	CB5F	BIT 3, A	C4 n n	CALL NZ, nn
DD29	ADD IX, IX	CB58	BIT 3, B	F4 n n	CALL P, nn
DD39	ADD IX, SP	CB59	BIT 3, C	EC n n	CALL PE, nn
FD09	ADD IY, BC	CB5A	BIT 3, D	E4 n n	CALL PO, nn
FD19	ADD IY, DE	CB5B	BIT 3, E	CC n n	CALL Z, nn
FD29	ADD IY, IY	CB5C	BIT 3, H	3F	CCF
FD39	ADD IY, SP	CB5D	BIT 3, L	BE	CP (HL)
A6	AND (HL)	CB66	BIT 4, (HL)	DDBE d	CP (IX + d)
DDA6 d	AND (IX + d)	DDCB d 66	BIT 4, (IX + d)	FDBE d	CP (IY + d)
FDA6 d	AND (IY + d)	FDCB d 66	BIT 4, (IY + d)	BF	CP A
A7	AND A	CB67	BIT 4, A	B8	CP B
A0	AND B	CB60	BIT 4, B	B9	CP C
A1	AND C	CB61	BIT 4, C	BA	CP D
A2	AND D	CB62	BIT 4, D	BB	CP E
A3	AND E	CB63	BIT 4, E	BC	СР Н
A4	AND H	CB64	BIT 4, H	BD	CP L
A5	AND L	CB65	BIT 4, L	FE n	CP n
E6 n	AND n	CB6E	BIT 5, (HL)	2F	CPL
CB46	BIT 0, (HL)	DDCB d 6E	BIT 5, (IX + d)	35	DEC (HL)
DDCB d 46	BIT 0, (IX + d)	FDCB d 6E	BIT 5, (IY + d)	DD35 d	DEC (IX + d)
FD35 d	DEC (IY + d)	74	LD (HL), H	4A	LD C, D
---------------	--------------	----------	-----------------------	--------------	------------------
3D	DEC A	75	LD (HL), L	4B	LD C, E
5	DEC B	36 n	LD (HL), n	4C	LD C, H
0B	DEC BC	DD77 d	LD (IX + d), A	4D	LD C, L
0D	DEC C	DD70 d	LD (IX + d), B	0E n	LD C, n
15	DEC D	DD71 d	LD (IX + d), C	56	LD D, (HL)
1B	DEC DE	DD72 d	LD (IX + d). D	DD56 d	LD D. (IX + d)
1D	DECE	DD73 d	LD (IX + d), E	FD56 d	LD D. (IY + d)
25	DECH	DD74 d	ID(IX + d)H	57	
2B	DEC HI	DD75 d	ID(IX + d)	50	
DD2B	DECIX	DD36 d n	ID(IX + d) n	51	
ED2B		ED77 d	LD(IX + d), II	52	
20		FD70 d	LD(IY + d), R	52	
2D 2D		ED71 d	LD(IX + d)	55	
50		ED72 d	LD(II + d), C	55	
FJ ED			LD(II + d), D	55 16 n	
			LD(III + d), E		
/0 FD70			LD (IT + a), Π		LD DE, (nn)
			LD(IT + d), L	11 N N 65	
DBn	IN A, (n)	FD36 a n	LD(IY + a), n	SE	
ED40	IN B, (C)	32 n n	LD (nn), A	DD5E d	LD E, $(IX + d)$
ED48	IN C, (C)	ED43 n n	LD (nn), BC	FD5E d	LD E, $(IY + d)$
ED50	IN D, (C)	ED53 n n	LD (nn), DE	5F	LD E, A
ED58	IN E, (C)	22 n n	LD (nn), HL	58	LD E, B
ED60	IN H, (C)	ED63 n n	LD (nn), HL	59	LD E, C
ED68	IN L, (C)	DD22 n n	LD (nn), IX	5A	LD E, D
34	INC (HL)	FD22 n n	LD (nn), IY	5B	LD E, E
DD34 d	INC (IX + d)	ED73 n n	LD (nn), SP	5C	LD E, H
FD34 d	INC (IY + d)	0A	LD A, (BC)	5D	LD E, L
3C	INC A	1A	LD A, (DE)	1E n	LD E, n
4	INC B	7E	LD A, (HL)	66	LD H, (HL)
3	INC BC	DD7E d	LD A, (IX + d)	DD66 d	LD H, (IX + d)
0C	INC C	FD7E d	LD A, (IY + d)	FD66 d	LDH, $(IY + d)$
14	INC D	3A n n	LD A, (nn)	67	LD H, A
13	INC DE	7F	LD A, A	60	LD H, B
1C	INC E	78	LD A. B	61	LD H. C
24	INC H	79	LD A. C	62	LD H. D
23	INC HL	7A	LD A. D	63	LD H. E
DD23	INC IX	7B	LD A. E	64	LD H. H
FD23	INC IY	7C	LD A. H	65	LD H. L
20	INC L	7D	LD A. L	26 n	LD H. n
33	INC SP	3E n	IDA n	24 n n	LDHI (nn)
F9	IP (HI)	46		21 n n	LD HI nn
		DD46 d	IDB(IX+d)	DD24 n n	I D IX (nn)
		FD46 d	LDB, (IX+d)	DD21 n n	
		1 D 40 U	$LDB, (\Pi + G)$	ED24 n n	LDIX, Im
EA n n	IP M nn	40		ED21 n n	LDIY nn
D2 n n	IP NC nn	40		65	
$D_2 \Pi \Pi$	JF NO, III	41			
		42			LDL, $(IX + d)$
	JP NZ, NN	43			LDL, (IT + d)
	JP P, NN	44		0F	
EANN	JP PE, nn	45		68	
E2nn	JP PO, nn	06 n	LD B, n	69	LDL,C
CANN	JP Z, NN		LD BC, (nn)	bА	
2	LD (BC), A	01 n n	LD BC, nn	6B	LD L, E
12	LD (DE), A	4E	LD C, (HL)	6C	LD L, H
77	LD (HL), A	DD4E d	LD C, (IX + d)	6D	LD L, L
70	LD (HL), B	FD4E d	LD C, (IY + d)	2E n	LD L, n
71	LD (HL), C	4F	LD C, A	ED7B n n	LD SP, (nn)
72	LD (HL), D	48	LD C, B	F9	LD SP, HL
73	LD (HL), E	49	LD C, C	DDF9	LD SP, IX

FDF9	LD SP, IY	CB91	RES 2, C	F0	RET P
31 n n	LD SP, nn	CB92	RES 2, D	E8	RET PE
ED44	NEG	CB93	RES 2, E	E0	RET PO
0	NOP	CB94	RES 2, H	C8	RET Z
B6	OR (HL)	CB95	RES 2, L	CB16	RL (HL)
DDB6 d	OR (IX + d)	CB9E	RES 3, (HL)	DDCB d 16	RL (IX + d)
FDB6 d	OR (IY + d)	DDCB d 9E	RES 3, (IX + d)	FDCB d 16	RL (IY + d)
B7	OR A	FDCB d 9E	RES 3, (IY + d)	CB17	RL A
B0	OR B	CB9F	RES 3, A	CB10	RL B
B1	OR C	CB98	RES 3, B	CB11	RLC
B2	OR D	CB99	RES 3, C	CB12	RL D
B3	OR E	CB9A	RES 3, D	CB13	RL E
B4	OR H	CB9B	RES 3, E	CB14	RL H
B5	OR L	CB9C	RES 3, H	CB15	RLL
F6 n	OR n	CB9D	RES 3, L	17	RLA
ED79	OUT (C), A	CBA6	RES 4, (HL)	CB06	RLC (HL)
ED41	OUT (C), B	DDCB d A6	RES 4, (IX + d)	DDCB d 06	RLC (IX + d)
ED49	OUT (C), C	FDCB d A6	RES 4, (IY + d)	FDCB d 06	RLC (IY + d)
ED51	OUT (C), D	CBA7	RES 4, A	CB07	RLC A
ED59	OUT (C), E	CBA0	RES 4, B	CB00	RLC B
ED61	OUT (C), H	CBA1	RES 4, C	CB01	RLC C
ED69	OUT (C), L	CBA2	RES 4, D	CB02	RLC D
D3 n	OUT (n), A	CBA3	RES 4, E	CB03	RLC E
F1	POP AF	CBA4	RES 4, H	CB04	RLC H
C1	POP BC	CBA5	RES 4, L	CB05	RLC L
D1	POP DE	CBAE	RES 5, (HL)	7	RLCA
E1	POP HL	DDCB d AE	RES 5, (IX + d)	ED6F	RLD
DDE1		FDCB d AE	RES 5, (IY + d)	CB1E	
FDE1		CBAF	RES 5, A		RR(IX + d)
гэ 05					RR(IT + 0)
C3					
D3 E5				CB10	
				CB19 CB1A	
EDE5			RES 5, I	CB1R	RRE
CB86	RES 0 (HI)	CBR6	RES 6 (HI)	CB1C	RRH
DDCB d 86	RES 0 (IX + d)	DDCB d B6	RES 6 (IX + d)	CB10	RRI
FDCB d 86	RES 0, $(IY + d)$	EDCB d B6	RES 6, $(IX + d)$	1F	RRA
CB87	RES 0. A	CBB7	RES 6. A	CB0E	RRC (HL)
CB80	RES 0. B	CBB0	RES 6. B	DDCB d 0E	RRC(IX + d)
CB81	RES 0. C	CBB1	RES 6. C	FDCB d 0E	RRC(IY + d)
CB82	RES 0. D	CBB2	RES 6. D	CB0F	RRC A
CB83	RES 0. E	CBB3	RES 6. E	CB08	RRC B
CB84	RES 0, H	CBB4	RES 6, H	CB09	RRC C
CB85	RES 0, L	CBB5	RES 6, L	CB0A	RRC D
CB8E	RES 1, (HL)	CBBE	RES 7, (HL)	CB0B	RRC E
DDCB d 8E	RES 1, (IX + d)	DDCB d BE	RES 7, (IX + d)	CB0C	RRC H
FDCB d 8E	RES 1, (IY + d)	FDCB d BE	RES 7, (IY + d)	CB0D	RRC L
CB8F	RES 1, A	CBBF	RES 7, A	0F	RRCA
CB88	RES 1, B	CBB8	RES 7, B	ED67	RRD
CB89	RES 1, C	CBB9	RES 7, C	C7	RST 00h
CB8A	RES 1, D	CBBA	RES 7, D	CF	RST 08h
CB8B	RES 1, E	CBBB	RES 7, E	D7	RST 10h
CB8C	RES 1, H	CBBC	RES 7, H	DF	RST 18h
CB8D	RES 1, L	CBBD	RES 7, L	E7	RST 20h
CB96	RES 2, (HL)	C9	RET	EF	RST 28h
DDCB d 96	RES 2, (IX + d)	D8	RETC	F7	RST 30h
FDCB d 96	RES 2, (IY + d)	F8	RET M	FF	RST 38h
CB97	KES 2, A	00		9E	SBC A, (HL)
CB90	KES 2, B	CU	KEINZ	DD9E d	SBC A, (IX + d)

FD9E d	SBC A, (IY + d)	CBE2	SET 4, D	CB3A	SRL D
9F	SBC A, A	CBE3	SET 4, E	CB3B	SRL E
98	SBC A, B	CBE4	SET 4, H	CB3C	SRL H
99	SBC A, C	CBE5	SET 4, L	CB3D	SRL L
9A	SBC A, D	CBEE	SET 5, (HL)	96	SUB (HL)
9B	SBC A. E	DDCB d EE	SET 5. (IX + d)	DD96 d	SUB(IX + d)
90	SBC A. H	FDCB d EE	SET 5, $(IY + d)$	FD96 d	SUB(IY + d)
9D	SBC A I	CBEE	SET 5 A	97	
DE n	SBC A n	CBE8	SET 5 B	90	SUB B
	SBC HI BC	CBE9	SET 5 C	91	SUB C
ED42	SBC HI DE	CREA	SET 5 D	02	
ED62		CBER	SET 5 E	03	SUBE
		CBEC	SET 5 H	93	
27	SDC IIL, SF	CBED		J4 05	
SI CBC6		CBED		90 D6 n	
	SET 0, $(IX + d)$		SET 6, $(IX + d)$		
	SET 0, (IY + d)		SEI 6, (IY + 0)		
	SET 0, A	CBF/	SEI 6, A		
CBC0	SET 0, B	CBFU	SEI 6, B	AF	XOR A
CBC1	SET 0, C	CBF1	SET 6, C	A8	XOR B
CBC2	SET 0, D	CBF2	SET 6, D	A9	XOR C
CBC3	SET 0, E	CBF3	SET 6, E	AA	XOR D
CBC4	SET 0, H	CBF4	SET 6, H	AB	XOR E
CBC5	SET 0, L	CBF5	SET 6, L	AC	XOR H
CBCE	SET 1, (HL)	CBFE	SET 7, (HL)	AD	XOR L
DDCB d CE	SET 1, (IX + d)	DDCB d FE	SET 7, (IX + d)	EE n	XOR n
FDCB d CE	SET 1, (IY + d)	FDCB d FE	SET 7, (IY + d)		
CBCF	SET 1, A	CBFF	SET 7, A		
CBC8	SET 1, B	CBF8	SET 7, B		
CBC9	SET 1, C	CBF9	SET 7, C		
CBCA	SET 1, D	CBFA	SET 7, D		
СВСВ	SET 1, E	CBFB	SET 7, E		
CBCC	SET 1, H	CBFC	SET 7, H		
CBCD	SET 1, L	CBFD	SET 7, L		
CBD6	SET 2, (HL)	CB26	SLA (HL)		
DDCB d D6	SET 2, (IX + d)	DDCB d 26	SLA (IX + d)		
FDCB d D6	SET 2. (IY + d)	FDCB d 26	SLA (IY + d)		
CBD7	SET 2. A	CB27	SLA A		
CBD0	SET 2. B	CB20	SLA B		
CBD1	SET 2. C	CB21	SLA C		
CBD2	SET 2. D	CB22	SLA D		
CBD3	SET 2 E	CB23	SLAF		
CBD4	SET 2 H	CB24	SLAH		
CBD5	SET 2 I	CB25	SLAI		
CBDE	SET 3 (HI)	CB2E	SRA (HI)		
	SET 3, (IX + d)		$SRA(IX \pm d)$		
	SET 3, $(IX + d)$		SPA(IX + d)		
	SET 3, (11 + U)				
	SET 2 D	CD2I			
	SET 3, D	CB20			
	SET 3, C				
	SET 3, D				
	SEI 3, H				
CRDD		CB2D			
CBE6	SEI 4, (HL)	CB3F			
DDCB d E6	SEI 4, (IX + d)	DDCB d 3E			
FDCB d E6	SET 4, (IY + d)	FDCB d 3E	SRL (IY + d)		
CBE7	SET 4, A	CB3F	SRL A		
CBE0	SET 4, B	CB38	SRL B		
CBE1	SET 4, C	CB39	SRL C		

DMC8 Instructions (in numerical order)

0	NOP	40	LD B, B	78	LD A, B
01 n n	LD BC, nn	41	LD B, C	79	LD A, C
2	LD (BC), A	42	LD B, D	7A	LD A, D
3	INC BC	43	LD B, E	7B	LD A, E
4	INC B	44	LD B, H	7C	LD A, H
5	DEC B	45	LD B, L	7D	LD A, L
06 n	LD B, n	46	LD B, (HL)	7E	LD A, (HL)
7	RLCA	47	LD B, A	7F	LD A, A
9	ADD HL, BC	48	LD C, B	80	ADD A, B
0A	LD A, (BC)	49	LD C, C	81	ADD A, C
0B	DEC BC	4A	LD C, D	82	ADD A, D
0C	INC C	4B	LD C, E	83	ADD A, E
0D	DEC C	4C	LD C, H	84	ADD A, H
0E n	LD C, n	4D	LD C, L	85	ADD A, L
0F	RRCA	4E	LD C, (HL)	86	ADD A, (HL)
11 n n	LD DE, nn	4F	LD C, A	87	ADD A, À
12	LD (DE), A	50	LD D, B	88	ADC A, B
13	INC DE	51	LD D, C	89	ADC A, C
14	INC D	52	LD D, D	8A	ADC A, D
15	DEC D	53	LD D, E	8B	ADC A, E
16 n	LD D, n	54	LD D, H	8C	ADC A, H
17	RLA	55	LD D, L	8D	ADC A, L
19	ADD HL, DE	56	LD D, (HL)	8E	ADC A, (HL)
1A	LD A, (DE)	57	LD D, A	8F	ADC A, A
1B	DEC DE	58	LD E, B	90	SUB B
1C	INC E	59	LD E, C	91	SUB C
1D	DEC E	5A	LD E, D	92	SUB D
1E n	LD E, n	5B	LD E, E	93	SUB E
1F	RRA	5C	LD E, H	94	SUB H
21 n n	LD HL, nn	5D	LD E, L	95	SUB L
22 n n	LD (nn), HL	5E	LD E, (HL)	96	SUB (HL)
23	INC HL	5F	LD E, A	97	SUBÀ
24	INC H	60	LD H, B	98	SBC A, B
25	DEC H	61	LD H, C	99	SBC A, C
26 n	LD H, n	62	LD H, D	9A	SBC A, D
29	ADD HL, HL	63	LD H, E	9B	SBC A, E
2A n n	LD HL, (nn)	64	LD H, H	9C	SBC A, H
2B	DEC HL	65	LD H, L	9D	SBC A, L
2C	INC L	66	LD H, (HL)	9E	SBC A, (HL)
2D	DEC L	67	LD H, A	9F	SBC A, A
2E n	LD L, n	68	LD L, B	A0	AND B
2F	CPL	69	LD L, C	A1	AND C
31 n n	LD SP, nn	6A	LD L, D	A2	AND D
32 n n	LD (nn), A	6B	LD L, E	A3	AND E
33	INC SP	6C	LD L, H	A4	AND H
34	INC (HL)	6D	LD L, L	A5	AND L
35	DEC (HL)	6E	LD L, (HL)	A6	AND (HL)
36 n	LD (HL), n	6F	LD L, A	A7	ANDÀ
37	SCF	70	LD (HL), B	A8	XOR B
39	ADD HL, SP	71	LD (HL), C	A9	XOR C
3A n n	LD A, (nn)	72	LD (HL), D	AA	XOR D
3B	DEC SP	73	LD (HL), E	AB	XOR E
3C	INC A	74	LD (HL), H	AC	XOR H
3D	DEC A	75	LD (HL), L	AD	XOR L
3E n	LD A, n	76	HALT	AE	XOR (HL)
3F	CCF	77	LD (HL), A	AF	XORÀ
			· · ·		

B0	OR B	CB21	SLA C	CB65	BIT 4, L
B1	OR C	CB22	SLA D	CB66	BIT 4, (HL)
B2	OR D	CB23	SLA E	CB67	BIT 4, A
B3	OR E	CB24	SLA H	CB68	BIT 5, B
B4	OR H	CB25	SLA L	CB69	BIT 5, C
B5	OR L	CB26	SLA (HL)	CB6A	BIT 5, D
B6	OR (HL)	CB27	SLA A	CB6B	BIT 5, E
B7	OR A	CB28	SRA B	CB6C	BIT 5, H
B8	СР В	CB29	SRA C	CB6D	BIT 5, L
B9	CP C	CB2A	SRA D	CB6E	BIT 5, (HL)
BA	CP D	CB2B	SRA E	CB6F	BIT 5, A
BB	CP E	CB2C	SRA H	CB70	BIT 6, B
BC	СР Н	CB2D	SRA L	CB71	BIT 6, C
BD	CP L	CB2E	SRA (HL)	CB72	BIT 6, D
BE	CP (HL)	CB2F	SRA A	CB73	BIT 6, E
BF	CP A	CB38	SRL B	CB74	BIT 6, H
C0	RET NZ	CB39	SRL C	CB75	BIT 6, L
C1	POP BC	CB3A	SRL D	CB76	BIT 6, (HL)
C2 n n	JP NZ, nn	CB3B	SRL E	CB77	BIT 6, A
C3 n n	JP nn	CB3C	SRL H	CB78	BIT 7, B
C4 n n	CALL NZ, nn	CB3D	SRL L	CB79	BIT 7, C
C5	PUSH BC	CB3E	SRL (HL)	CB7A	BIT 7, D
C6 n	ADD A, n	CB3F	SRLA	CB7B	BIT 7, E
C7	RST 0h	CB40	BIT 0, B	CB7C	BIT 7, H
C8	RET Z	CB41	BIT 0, C	CB7D	BIT 7, L
C9	RET	CB42	BIT 0, D	CB7E	BIT 7, (HL)
CAnn	JP Z, nn	CB43	BIT 0, E	CB7F	BIT 7, A
CB00	RLC B	CB44	BIT 0, H	CB80	RES 0, B
CB01	RLC C	CB45	BIT 0, L	CB81	RES 0, C
CB02	RLC D	CB46	BIT 0, (HL)	CB82	RES 0, D
CB03	RLC E	CB47	BIT 0, A	CB83	RES 0, E
CB04	RLC H	CB48	BIT 1, B	CB84	RES 0, H
CB05	RLC L	CB49	BIT 1, C	CB85	RES 0, L
CB06	RLC (HL)	CB4A	BIT 1, D	CB86	RES 0, (HL)
CB07	RLC A	CB4B	BIT 1, E	CB87	RES 0, A
CB08	RRC B	CB4C	BIT 1, H	CB88	RES 1, B
CB09	RRC C	CB4D	BIT 1, L	CB89	RES 1, C
CB0A	RRC D	CB4E	BIT 1, (HL)	CB8A	RES 1, D
CB0B	RRC E	CB4F	BIT 1, A	CB8B	RES 1, E
CB0C	RRC H	CB50	BIT 2, B	CB8C	RES 1, H
CB0D	RRC L	CB51	BIT 2, C	CB8D	RES 1, L
CB0E	RRC (HL)	CB52	BIT 2, D	CB8E	RES 1, (HL)
CB0F	RRC A	CB53	BIT 2, E	CB8F	RES 1, A
CB10	RL B	CB54	BIT 2, H	CB90	RES 2, B
CB11	RLC	CB55	BIT 2, L	CB91	RES 2, C
CB12	RLD	CB56	BIT 2, (HL)	CB92	RES 2, D
CB13	RLE	CB57	BIT 2, A	CB93	RES 2, E
CB14	RLH	CB58	BIT 3, B	CB94	RES 2, H
CB15		CB59	BIT 3, C	CB95	RES 2, L
CB16	RL (HL)	CB5A	BIT 3, D	CB96	RES 2, (HL)
CB17		CB5B	BIT 3, E	CB97	RES 2, A
CB18		CB5C	BIT 3, H	CB98	RES 3, B
CB19		CB5D	BIT 3, L	CB99	RES 3, C
CB1A		CB5E	BIT 3, (HL)	CB9A	RES 3, D
		CBSF		CBAC	KEJJ, E
					КЕЗ J, П DE9 2 1
	КК L DD (Ш)	CBCI			RED J, L
CB1E					REG 3, (AL)
CB20		CB03		CBAU	REG J P
5020		0004	יום, ד	CDAU	NLO 4, D

CBA1	RES 4, C	CBDD	SET 3, L	DD35 d	DEC (IX + d)
CBA2	RES 4, D	CBDE	SET 3, (HL)	DD36 d n	LD (IX + d), n
CBA3	RES 4, E	CBDF	SET 3, A	DD39	ADD IX, SP
CBA4	RES 4, H	CBE0	SET 4, B	DD46 d	LD B, (IX + d)
CBA5	RES 4, L	CBE1	SET 4, C	DD4E d	LD C, (IX + d)
CBA6	RES 4, (HL)	CBE2	SET 4, D	DD56 d	LD D, (IX + d)
CBA7	RES 4, A	CBE3	SET 4, E	DD5E d	$LD E_{1}(IX + d)$
CBA8	RES 5. B	CBE4	SET 4. H	DD66 d	LDH.(IX+d)
CBA9	RES 5. C	CBE5	SET 4. L	DD6E d	LD L. (IX + d)
CBAA	RES 5. D	CBE6	SET 4. (HL)	DD70 d	LD (IX + d). B
CBAB	RES 5. E	CBE7	SET 4. A	DD71 d	LD (IX + d), C
CBAC	RES 5. H	CBE8	SET 5. B	DD72 d	LD (IX + d), D
CBAD	RES 5. L	CBE9	SET 5. C	DD73 d	LD(IX + d), E
CBAE	RES 5 (HI)	CBEA	SET 5 D	DD74 d	I D (IX + d) H
CBAE	RES 5 A	CBER	SET 5 E	DD75 d	ID(IX + d)
CBB0	RES 6 B	CBEC	SET 5 H	DD77 d	ID(IX + d)
CBB1	RES 6 C	CRED	SET 5 I		LD(IX + d), X
CBB2	PESE D	CBEE	SET 5, L		$\Delta DD A (IX + d)$
CBB3		CREE	SET 5, (IIL)		ADC A, $(IX + d)$
CBBA		CREO	SET 6 B		
			SET 6 C		
			SET 6 D		SBC A, $(IX + U)$
					AND $(IX + d)$
					AUR(IA + 0)
					OR(IX + d)
CBB9		CBF5	SEI 6, L		
CBBA		CBF6	SEI 6, (HL)		
CBBB		CBF7	SEI 6, A		
CBBC	RES 7, H	CBF8	SET 7, B	DDCB d 16	RL (IX + d)
CBBD	RES 7, L	CBF9	SET 7, C	DDCB d 1E	RR (IX + d)
CBBE	RES 7, (HL)	CBFA	SET 7, D	DDCB d 26	SLA (IX + d)
CBBF	RES 7, A	CBFB	SET 7, E	DDCB d 2E	SRA (IX + d)
CBC0	SET 0, B	CBFC	SET 7, H	DDCB d 3E	SRL (IX + d)
CBC1	SET 0, C	CBFD	SET 7, L	DDCB d 46	BIT 0, (IX + d)
CBC2	SET 0, D	CBFE	SET 7, (HL)	DDCB d 4E	BIT 1, (IX + d)
CBC3	SET 0, E	CBFF	SET 7, A	DDCB d 56	BIT 2, (IX + d)
CBC4	SET 0, H	CC n n	CALL Z, nn	DDCB d 5E	BIT 3, (IX + d)
CBC5	SET 0, L	CDnn	CALL nn	DDCB d 66	BIT 4, (IX + d)
CBC6	SET 0, (HL)	CE n	ADC A, n	DDCB d 6E	BIT 5, (IX + d)
CBC7	SET 0, A	CF	RST 8h	DDCB d 76	BIT 6, (IX + d)
CBC8	SET 1, B	D0	RETNC	DDCB d 7E	BIT 7, (IX + d)
CBC9	SET 1, C	D1	POP DE	DDCB d 86	RES 0, (IX + d)
CBCA	SET 1, D	D2 n n	JP NC, nn	DDCB d 8E	RES 1, (IX + d)
CBCB	SET 1, E	D3 n	OUT (n), A	DDCB d 96	RES 2, (IX + d)
CBCC	SET 1, H	D4 n n	CALL NC, nn	DDCB d 9E	RES 3, (IX + d)
CBCD	SET 1, L	D5	PUSH DE	DDCB d A6	RES 4, (IX + d)
CBCE	SET 1, (HL)	D6 n	SUB n	DDCB d AE	RES 5, (IX + d)
CBCF	SET 1, A	D7	RST 10h	DDCB d B6	RES 6, (IX + d)
CBD0	SET 2, B	D8	RET C	DDCB d BE	RES 7, (IX + d)
CBD1	SET 2, C	DA n n	JP C, nn	DDCB d C6	SET 0, (IX + d)
CBD2	SET 2, D	DB n	IN A, (n)	DDCB d CE	SET 1, (IX + d)
CBD3	SET 2, E	DC n n	CALL C, nn	DDCB d D6	SET 2, (IX + d)
CBD4	SET 2, H	DD09	ADD IX, BC	DDCB d DE	SET 3, (IX + d)
CBD5	SET 2, L	DD19	ADD IX, DE	DDCB d E6	SET 4, (IX + d)
CBD6	SET 2, (HL)	DD21 n n	LD IX, nn	DDCB d EE	SET 5, (IX + d)
CBD7	SET 2, A	DD22 n n	LD (nn), IX	DDCB d F6	SET 6, (IX + d)
CBD8	SET 3, B	DD23	INC IX	DDCB d FE	SET 7, (IX + d)
CBD9	SET 3, C	DD29	ADD IX, IX	DDE1	POP IX
CBDA	SET 3, D	DD2A n n	LD IX, (nn)	DDE5	PUSH IX
CBDB	SET 3, E	DD2B	DECIX	DDE9	JP (IX)
CBDC	SET 3, H	DD34 d	INC (IX + d)	DDF9	LD SP, IX
	1				

DE n	SBC A, n	FD09	ADD IY, BC	FDCB d DE	SET 3, (IY + d)
DF	RST 18h	FD19	ADD IY, DE	FDCB d E6	SET 4, (IY + d)
E0	RET PO	FD21 n n	LD IY, nn	FDCB d EE	SET 5, (IY + d)
E1	POP HL	FD22 n n	LD (nn), IY	FDCB d F6	SET 6. (IY + d)
E2 n n	JP PO. nn	FD23		FDCB d FE	SET 7. (IY + d)
E4 n n	CALL PO. nn	FD29	ADD IY. IY	FDE1	POP IY
E5	PUSH HL	FD2A n n	LD IY. (nn)	FDE5	PUSHIY
F6 n	AND n	FD2B	DECIY	FDF9	JP (IY)
E0 II	RST 20h	FD34 d	NC(IX + q)	FDF9	
E8	RET PE	FD35 d	DEC(IX + d)	FEn	CP n
EQ		ED36 d n	D = D (I + d) n	FE	DST 28h
E4 n n		ED30			1.01 301
ECnn	CALL DE nn	FD46 d			
			LDC(IX+d)		
			LDC, (II + d)		
			LDD, (II + d)		
			LD E, $(II + d)$		
	LD (nn), BC		LD H, $(IY + d)$		
ED44	NEG		LDL, (IY + d)		
ED48		FD70 d	LD(IY + d), B		
ED49	001 (C), C	FD/1 d	LD (IY + d), C		
ED4A	ADC HL, BC	FD72 d	LD (IY + d), D		
ED4B n n	LD BC, (nn)	FD73 d	LD (IY + d), E		
ED50	IN D, (C)	FD74 d	LD (IY + d), H		
ED51	OUT (C), D	FD75 d	LD (IY + d), L		
ED52	SBC HL, DE	FD77 d	LD (IY + d), A		
ED53 n n	LD (nn), DE	FD7E d	LD A, (IY + d)		
ED58	IN E, (C)	FD86 d	ADD A, (IY + d)		
ED59	OUT (C), E	FD8E d	ADC A, (IY + d)		
ED5A	ADC HL, DE	FD96 d	SUB (IY + d)		
ED5B n n	LD DE, (nn)	FD9E d	SBC A, (IY + d)		
ED60	IN H, (C)	FDA6 d	AND (IY + d)		
ED61	OUT (C), H	FDAE d	XOR (IY + d)		
ED62	SBC HL, HL	FDB6 d	OR (IY + d)		
ED63 n n	LD (nn), HL	FDBE d	CP (IY + d)		
ED67	RRD	FDCB d 06	RLC (IY + d)		
ED68	IN L, (C)	FDCB d 0E	RRC (IY + d)		
ED69	OUT (C), L	FDCB d 16	RL (IY + d)		
ED6A	ADC HL, HL	FDCB d 1E	RR(IY + d)		
ED6F	RLD	FDCB d 26	SLA (IY + d)		
ED72	SBC HL. SP	FDCB d 2E	SRA (IY + d)		
ED73 n n	LD (nn). SP	FDCB d 3E	SRL(IY + d)		
ED78	IN A. (C)	FDCB d 46	BIT 0. $(IY + d)$		
ED79	OUT (C). A	FDCB d 4E	BIT 1. (IY + d)		
ED7A	ADC HL, SP	FDCB d 56	BIT 2. $(IY + d)$		
ED7B n n	LD SP. (nn)	FDCB d 5E	BIT 3. $(IY + d)$		
FEn	XOR n	FDCB d 66	BIT 4 ($IY + d$)		
FF	RST 28h	FDCB d 6F	BIT 5, $(IY \pm d)$		
FO	RET P	FDCB d 76	BIT 6, $(IY + d)$		
F1			$BIT 7, (IY \pm d)$		
F2 n n			BFS 0 (IV + d)		
F3			RES 0, $(11 \pm d)$ RES 1 $(11 \pm d)$		
F4 n n			PES 2 (IV + d)		
F5			PES 3 (IV + d)		
FG n	OB n		PES 4 (IV + d)		
E7			RE3 4, (11 + 0) DEC 5 (IV - A)		
E9			$\frac{1}{1} = \frac{1}{2} = \frac{1}$		
F0			RE30, (11 + 0)		
ГЭ Ел р р			$\mathbf{RES}(\mathbf{I}\mathbf{I} + 0)$		
			SEIU, (IT + 0)		
			$S \subseteq I^{(1)}, (II + d)$		
FCnn	CALL M, NN	FDCB d D6	SEI 2, (IY + d)		

Appendix: **Deeds** historical version notes

(Notes are reported in time reverse order).

20 - 01 - 2004

d-McE

- It has been solved a bug of the "Save As" command: now, if you press the 'Cancel' button of the 'Save As' standard dialog, the Close operations, if running, are aborted as expected.
- The execution of the **RRCA** instruction has been fixed.
- The "**I/O Port Address**" dialog, on computers with the video card configured in a lowresolution mode, did not appear. The problem has been fixed, the dialog now will show always (centred on the main window).

11 - 11 - 2003

Deeds, d-AsT

• Now, when a new version of the Deeds is installed, the browser home pages are reset to the defaults, to avoid confusion between the different Deeds versions. However, the address of the previous user home page is not lost: it will be found in the history list of the opened pages, in the 'open' window.

d-DcS

- An error in simulation of **finite state machine** components has been fixed (the behaviour of the network when the FSM Reset input is activated at time=0).
- Now, when you start the 'interactive' simulation, the input switches are initialised according to the assigned names: as in the 'timing' simulation mode, the initial value will be set to 'one' if the name represents an 'active low' signal (i.e. the name is negated). As a consequence, for instance, all the components that require a (low activated) reset now will start un-initialised, showing 'unknown' outputs until the user will reset them expressly. When you exit the 'interactive' simulation all inputs an outputs reset to their default status.
- Now, **during** the 'timing' simulation, the circuit in the editor shows **input and output value** coherently with **simulation results**. You can observe the input/output status of the circuit in the editor **before and after each simulation step**.
- Now, when you **print** the circuit, or **copy** it **as image** on the clipboard, the resulting **picture is coherent** with the **input/output values** currently displayed in the editor.
- The maximum time for simulation has been fixed, now it is no more limited to 32678 nS.

d-FsM

- Now, when timing simulation window is iconized and the simulation closed, the bar buttons are correctly enabled and updated.
- Now, when editor and timing windows are in iconized or maximized state, and the user closes them, their 'normal' position, instead of the currently one, is saved. In this way, when the user will re-open the windows, these will be placed in their 'normal' position. The correction has been done to reduce flickering and flashing of the windows on the screen.

04 - 11 - 2003

d-DcS

• An error in simulation of decoder components has been fixed.

d-McE

- In the debugger OBJECT CODE frame, the memory 'extended view' command has been fixed: now, in this mode, all the micro-processor memory space is shown.
- The ASCII table page, in the On Line Help, has been corrected.

15 - 10 - 2003

d-McE

- A new simulation tool has been added to the Deeds: the **Micro-Computer Emulator (d-McE)**.
- The functionally emulated board include a CPU, ROM and RAM memory, parallel I/O ports, reset circuitry and a simple interrupt logic.
- The custom 8 bit CPU, named DMC8, has been designed to suite our educational needs, and it is based on a simplified version of the well-known 'Z80' processor.
- The d-McE integrates a Code Editor, an Assembler and a machine-level interactive Debugger.
- The integrated source code editor enables user to enter assembly programs, and a simple command permits to assemble, link and load them in the emulated system memory.
- The execution of the programs can be run step by step in the interactive debugger, where the user can observe all the structures involved in the hardware/software system
- By now, the integration of this tool with the Deeds is not complete: the board can not be inserted in the d-DcS (yet).

d-DcS

- The simulation kernel code has been completely revised, and its code linked with the executable. The current version doesn't need the installation of the ActiveX that the previous versions do, and some mistake in the simulation of complex components has been fixed.
- The 'Delete' (by Selection) command has been fixed.
- Some other minor bugs have been corrected.

11 - 07 - 2003

d-FsM

- Now the d-FsM tool can **export** the finite state machine in **VHDL format**. The command is available under the 'File' menu item. The user can view the **VHDL code**, copy it on the clipboard, or save it on a text file ('.vhd').
- The 'State at Reset' is highlighted with a little diamond, placed on the top-left of the state block. A 'starting' state block is now accepted (i.e., a state without a connection over it, normally used as 'State at Reset', or to drive the FSM, through the unused states, to a 'safe' state).
- The **graphic editor** has been **radically modified**. Now blocks and lines can't be inserted or moved over other blocks and lines: this is highlighted in the editor by displaying a red 'denied' signal when appropriate.
- The '**selection**' rectangle is now **re-sizable**, 'grip points' are available to move the four vertexes with the mouse.
- Now it is possible to show/hide the '**drawing grid**' (the command is under the 'View' menu item).
- In the editor the user can use the new **Zoom commands**; they permit an easier editing of the ASM diagrams (the commands are under the 'View' menu item and on the toolbar).

- A new feature of the editor permits the controls of insertion, moving and editing of lines. This feature automatically breaks (or links together) the lines, as they are inserted, moved or edited. The criteria are to connect line segments only on their vertexes. In this way all the previous bugs, related a 'lateral' ('T' shaped) connection between lines, have been fixed.
- The algorithm that **automatically** assigns the **code** to a 'newly created' state has been modified. Now it assigns to the state the first not-used code (checking it from the lowest code available). If no state is deleted, this mode of operation is equivalent to assign codes in uporder. If a state is deleted, its code will be re-used. If a code value is no more available, the user, when trying to insert a new state block, is prompted to add another variable to the state register.
- During insertion, moving or editing of ASM blocks and lines, if the user presses the **<escape>** key, **the current operation** is automatically **aborted**.
- The <delete> key now acts on the 'key-down' instead of the 'key-up' (conforming its behaviour to all the Windows application).
- In the IN/OUT dialog, pressing the <Return> key generates **no more** a tedious **beep**; also, in the same dialog, it is now possible to edit, as expected, the eighth Input (or Output) entry.
- Now it is possible to design **a FSM** having **no input signal** (for instance, a simple binary counter).

d-DcS

• In the previous version, a click on the 'Cancel' button of the message dialog that appears when you want to create a new Finite State Machine hanged the d-DcS. The problem has been fixed.

13 - 05 - 2003

d-FsM

- 'Cascade' connection of more than two conditional blocks do not hang the program anymore: the bug has been fixed. Now the program seems also to process correctly conditional blocks connected in a 'nonsense' mode.
- Some algorithmic optimization has been done, so the program now is faster that before (during redrawing, when the diagram is 'big').
- The **Properties** window now shows correctly for all the screen resolution. Now the user controls its **visibility** and the visibility is **remembered** between work sessions.
- The In/Out dialog now *remembers*, between work sessions, which page was last opened.
- The timing window doesn't ask the user anymore, if no simulation has been started; instead, now the program prompts the user on a "clear diagram" request, if data could be lost.
- Drawing of output names, in the state and conditional output blocks has been enhanced. They are displayed from left to right, on two lines. If some output name can not be displayed, for lack of space, a '+' sign appears after the last one, on the second line, to notify the user that more output have been assigned to the block, but that they can not be displayed. Anyway, the complete output list is visible on the bottom status bar, when the user points the mouse over the block of interest.
- The algorithm that shows the arrows on the lines has been enhanced, and the arrow shape modified.
- Drawing of the input name in the decisional blocks has been horizontally centered.

d-DcS

• Drawing of input and output pin names, in the FSM components, has been enhanced. To avoid overlapping of 'long' names, names too long are shorted (at display level).

24 - 02 - 2003

d-AsT

• A little bug was fixed: it occurred during page loading in the Assistant Browser.

20 - 02 - 2003

All

- **The Deeds and Assistant browsers are now enabled** and specialized to 'run' the Deeds learning material (as well ordinary HTML pages). During operation, these browsers decode the so-called **Deeds Commands**, that the author of a lesson (or laboratory session) include in the HTML page to enable interactivity between the HTML page and each Deeds tool included in the suite.
- Now it is possible to **open a file downloading it from internet**. This command is intended to be driven by the Deeds browser, when the user clicks on an active link, to open a file.

Deeds

- Now, when a Tool is launched, the "Splash Form" is displayed only the firth time.
- The problem of 'double launch' of Deeds when you start it from the Application Bar has been solved.
- For debug reasons, a "hard close" command has been added. If could be necessary, you may close the Deeds main application (without closing also the other tools), activating the ordinary "File/Close" command while pressing the <Shift> and <Control> keys.

d-DcS

- Now the title of the Timing Diagram window shows the current timing simulation mode (the modes enabled are, by now: the **Incremental Interactive Simulation** mode **[IIS**], and the **Timing Interval Simulation** mode **[TIS**].
- Now it is possible to **open a file downloading it from internet**. This command is intended to be driven by the Deeds browser, when the user clicks on an active link, to open a file.
- The warning messages of the simulator, when needed, are displayed in a list at the bottom of the main window (if in 'animation' mode), or at the bottom of the timing diagram window (if in 'timing' mode). In this way the messages results more kind to the user than before, when each message was displayed by a dialog box.
- Now, the last status bar message can be displayed moving the mouse over the bar itself.
- In the **Timing Diagram**, the **highlighting of the transitions** of a specific signal has been enhanced. By clicking the button corresponding to a specific signal, you can toggle among four highlight modes: a) vertical lines on 0→1 transitions only; b) vertical lines on 1→0 transitions only; c) vertical line on all transition; d) no highlight.

d-FsM

• **Drag and Drop** of FSM files from the file manager has been enabled.

10 - 05 - 2002

d-DcS

• Finite State Machine components, when not completed, cann't be loaded in the d-DcS. This is OK, but under some circumstances, the user message explaining that the file wasn't completed didn't appear. This problem has been fixed.

d-FsM

- The Print command has been fixed, now it is possible to print on paper ASM diagrams.
- Some file/save file/open bugs has been fixed.
- The "Save" file commands have been completed with automatic file backup generation: for instance, before saving file "name.fsm", if a previous version of the file exists, this is renamed in "name. fsm".
- The File/Close command has been fixed: it no more operational if no file is opened.
- A known problem has not been fixed yet: under some circumstances, 'big' ASM diagrams can show a sensible slowing of window repainting.

22 - 03 - 2002

d-DcS

- Now, in the schematic editor, labeling of the component is allowed only for Input/Output components. Attempt to label another kind of component results in a warning message on the status bar of the window. You can set a negation bar over Input/Output component labels placing a '!' on front of the label string. The editor accepts also a leading '/' or '\', but the '!' has to be preferred. Moreover, the negation bar is now displayed also on the signal name in the timing diagram window.
- Drawing of Finite State Machine components has been (partially) fixed for those components placed with "down" and "up" orientation. Before this fix, displayed name of inputs and outputs were not the right ones. Anyway, we suggest to not use "down" and "up" orientation for Finite State Machines, as name strings could easily overlap.
- In the Timing Diagram, now signal names are "buttons" evidenced by proper glyphs and colors, and negated signal are displayed up-lined.
- You can highlight the transitions of a specific signal with a click on its name button (in this way, you can relate its transitions with the behaviour of the network under simulation).
- If you click with the mouse right button on a signal name button, you activate a context menu. Context Menus allow to move up or down the signal traces and to set signal properties. For instance, you can change clock period and initial value for clock inputs, and initial value of the ordinary input signals can be set.
- In the Timing Diagram, activating simulation and/or signal editing without to release the "Time Stop" cursor is now inhibited, avoiding the bug of losing the cursor.
- Now the "F8" short cut not only sets the Timing Diagram Simulation mode, but also put the Timing Diagram window on the Top if already present. Instead, if the Timing Diagram window is on Top, the "F8" short cut gets the main window on Top again.
- The problem of redrawing of the vertical lines used as cursors in the timing diagram has been fixed (before, when "hint" messages of buttons were displayed and the mouse moved away through the diagram, some pieces of lines remained on the screen).
- When timing simulation is active, editing of circuit is now actually inhibited (the "out of bound" error has been eliminated).
- Now, before to simulate, the application asks the user for saving the file of the circuit, if the file has been modified.
- The internal "simulation loop" has been enhanced, making timing simulation faster.
- Now it is possible to break simulation when tired to wait for long times, by clicking on the Stop button. You'll be requested to confirm breaking.
- During long simulations, a percentage of the work is displayed on the status bar, at bottom.
- Finite State Machine simulation has been fixed and enhanced: now, at simulation start, their state is considered "undefined" until the Reset signal is activated, as expected. However, due to limitation of the model used, by now the outputs are considered always "unknown" until state stay undefined, without taking in count conditions from the inputs.

d-FsM

- Now it is possible to restore correctly the application windows after having closed them in the maximized state.
- Now, some commands no more generate errors when activated in absence of opened windows.
- Some error message revised, some others translated in English.
- The Print command has been disabled, waiting a major fix of the printing module.
- A few minor bugs have been fixed.

Deeds

• The main browser is not yet fully operational, but a link to the *Deeds Web Site* has been added in the demo page.

01 - 03 - 2002

d-DcS

- Added the ability to copy on the Clipboard the Timing Diagram current view.
- Now, in the Timing Diagram, you can highlight the transitions of a specific signal with a click on its button; in this way, you can relate its transitions with the behaviour of the network under simulation.
- A few bugs have been fixed.

22 - 02- 2002 (and before)

• Released for internal beta test only.